Export 2 results:
Filters: Author is Teng Zhang  [Clear All Filters]
Zeng C, Luo L, Zhang T, Wang Z, Li L, Han W, Chen N, Wan L, Liu L, Ding Z et al..  2022.  Tiara: A Scalable and Efficient Hardware Acceleration Architecture for Stateful Layer-4 Load Balancing. 19th USENIX Symposium on Networked Systems Design and Implementation (NSDI 22). :1345--1358.
Zhang T, Wang J, Cheng X, Xu H, Yu N, Huang G, Zhang T, He D, Li F, Cao W et al..  2020.  FPGA-Accelerated Compactions for LSM-based Key-Value Store. 18th USENIX Conference on File and Storage Technologies (FAST 20). :225--237.