A Friend’s Eye is A Good Mirror: Synthesizing MCU Peripheral Models from Peripheral Drivers

Chongqing Lei and Zhen Ling, *Southeast University*; Yue Zhang, *Drexel University*; Yan Yang and Junzhou Luo, *Southeast University*; Xinwen Fu, *University of Massachusetts Lowell*

https://www.usenix.org/conference/usenixsecurity24/presentation/lei

This paper is included in the Proceedings of the 33rd USENIX Security Symposium.
August 14–16, 2024 • Philadelphia, PA, USA

978-1-939133-44-1

Open access to the Proceedings of the 33rd USENIX Security Symposium is sponsored by USENIX.
A Friend’s Eye is A Good Mirror:
Synthesizing MCU Peripheral Models from Peripheral Drivers

Chongqing Lei†, Zhen Ling‡, Yue Zhang‡, Yan Yang‡, Junzhou Luo‡, Xinwen Fu§
† Southeast University, Email: {leicq, zhenling, yanyang, jluo}@seu.edu.cn
‡ Drexel University, Email: zyueinfosec@gmail.com
§ University of Massachusetts Lowell, Email: xinwen_fu@uml.edu

Abstract

The extensive integration of embedded devices within the Internet of Things (IoT) has given rise to significant security concerns. Various initiatives have been undertaken to bolster the security of these devices at the software level, involving the analysis of MCU firmware and the implementation of automatic MCU rehosting methods. However, existing hardware-oriented rehosting techniques often face scalability challenges, while firmware-oriented approaches may have limited universality and fidelity. To address these limitations, we propose PERRY, a system that synthesizes faithful and extendable peripheral models for MCUs. By extracting peripheral models from hardware drivers, PERRY ensures compatibility and accurate emulation of targeted MCUs. The process involves gathering hardware metadata, analyzing driver code, capturing traces of peripheral accesses, and converting software beliefs into hardware behaviors. PERRY is implemented with approximately 19,000 lines of code. A comprehensive evaluation of 75 firmware samples has showcased its effectiveness, consistency, universality, and scalability in generating hardware models for MCUs. PERRY can efficiently synthesize hardware models consistent with the actual hardware and achieve a 74.24% unit test passing rate, outperforming the state-of-the-art techniques. The hardware models produced by PERRY can faithfully emulate diverse firmware and can be readily expanded with minimal manual intervention. Through case studies, we show that PERRY can help reproduce firmware vulnerabilities, discover specification-violation bugs in drivers, and fuzz RTOS for vulnerabilities. These case studies have led to the identification of two specification-violating bugs and the discovery of seven new vulnerabilities, underscoring PERRY’s potential to enhance various security-focused tasks.

1 Introduction

The advent of the Internet of Things (IoT) has led to the extensive integration of embedded devices in various domains such as smart homes and industrial IoT, enabling enhanced connectivity and functionality. These embedded devices predominantly utilize microcontroller units (MCUs) to strike a balance between power efficiency and computational capabilities. However, in the context of extensive deployment of MCU-based IoT devices, ensuring their security is of utmost importance. These interconnected devices are susceptible to numerous vulnerabilities and security threats (e.g., unauthorized access, data breaches, and malicious attacks), which jeopardize the confidentiality, integrity and availability of sensitive information, presenting substantial risks to individuals and organizations [23, 30, 36].

Efforts have been made to bolster the software-level security of embedded devices, primarily through MCU firmware analysis [5, 9, 15, 31, 40, 44, 56, 61]. Among various analysis techniques, automatic MCU rehosting has emerged as a popular method. It involves running firmware in a virtual environment separate from the original hardware platform, allowing analysts to employ advanced dynamic analysis techniques and attain MCU platform independence. However, hardware-oriented rehosting techniques [9, 31, 56] rely on the actual hardware platform, employing hardware-in-the-loop emulation or record-and-replay mechanisms, which pose scalability challenges. Conversely, firmware-oriented rehosting techniques [5, 15, 44, 61], such as register-level approaches, infer peripheral responses based on register accesses but have limited universality and fidelity. Given these inherent limitations in the current state of research, there is an urgent demand for further advancements in this domain.

However, the task of creating accurate and adaptable peripheral models for MCUs is an exceedingly complex undertaking. It necessitates seamless integration, compatibility, and precise emulation of specific MCUs, all while grappling with the intricacies of hardware intricacies. Fortunately, we have observed that hardware is consistently accompanied by corresponding hardware drivers, which enable firmware to effectively access and utilize the hardware. These hardware drivers explicitly express expectations on corresponding hardware behaviors (i.e., software beliefs), which encompass crucial information about the behavior of the underlying hardware. This approach brings forth significant advantages since the drivers inherently conform to the underlying hardware for normal operation, ensuring that the inferred hardware models are universally applicable and accurate.

Building upon this observation, we introduce PERRY, a comprehensive methodology comprised of four essential
steps. First, we collect hardware metadata, acquire the driver source code, compile it into LLVM bitcode, and extract supplementary information using Clang/LLVM. Second, we analyze the driver bitcode, establish a symbolic execution environment, and capture traces of peripheral accesses through symbolic execution. Third, from these traces, we extract software beliefs about the underlying hardware and convert them into hardware behaviors. Finally, by using the inferred hardware behaviors and user inputs, we fill in the gaps within the hardware model template, resulting in a complete and valid hardware model. This synthesized hardware model can be seamlessly integrated into an emulator such as QEMU, enabling the emulation of diverse firmware on the target MCU.

During the design of PERRY, we face several challenges, all of which are successfully addressed. For instance, we introduce a set of rules to identify software beliefs within drivers and convert these beliefs into hardware behaviors. Additionally, we tackle the challenge of efficiently analyzing driver libraries through symbolic execution by breaking loops and eliminating scoped constraints.

We implement PERRY by leveraging Clang/LLVM [33], KLEE [4], and Z3 [11], incorporating approximately 19,000 lines of our own code. We conduct a comprehensive evaluation of PERRY using 75 firmware samples, assessing its efficiency, consistency, universality, and scalability. Evaluation results on 10 driver libraries show that PERRY can infer hardware behaviors efficiently for over 30 MCUs. These behaviors are consistent with actual hardware, yielding a 74.24% unit test passing rate and surpassing the state-of-the-art. Hardware models generated by PERRY can be directly used to emulate various firmware with high fidelity, and can be easily extended to support more non-trivial hardware functionalities with minimal manual efforts.

We conduct three case studies to illustrate the potential security applications of PERRY. In the first study, we demonstrate that hardware models generated by PERRY could rehost BLE host firmware, facilitating the replication of BLE protocol stack vulnerabilities. In the second case study, we demonstrate how hardware models inferred from drivers could be cross-referenced with corresponding hardware specifications, allowing us to identify deviations or violations within the drivers. Finally, in the third case study, we fuzz real-time operating systems (RTOS) and uncover vulnerabilities by emulating RTOS with PERRY-generated hardware models. Consequently, we discover two specification-violation bugs in drivers and seven new vulnerabilities in RTOS, underscoring the versatility and practicality of PERRY in the realm of security.

Our major contributions are summarized as follows.

- **Practical Tool.** We introduce PERRY, which collects hardware metadata and driver source code, analyzes the driver’s LLVM bitcode to capture traces of peripheral access, extracts hardware behaviors from these traces for symbolic execution, and subsequently completes the hardware model template with the inferred behaviors.

- **Extensive Evaluations.** We perform a thorough evaluation of PERRY with 75 firmware samples to demonstrate its efficiency, consistency, universality, and scalability. PERRY can efficiently synthesize faithful hardware models and achieve a 74.24% unit tests passing rate, outperforming the state-of-the-art. PERRY-generated hardware models can be used to emulate diverse firmware with minimum manual efforts.

- **Security Implications.** Our security case studies demonstrate the capability of PERRY in replicating BLE protocol stack vulnerabilities, detecting specification-violation bugs, and fuzzing RTOS for new vulnerabilities.

**Availability.** PERRY is open source at https://github.com/VoodooChild99/perry.

## 2 Background

### 2.1 MCU-based Embedded Systems

**Architecture of MCU-based Embedded Systems.** MCU-based embedded systems refer to resource-constrained devices built for specific purposes, utilizing MCUs as the core processing units. As shown in Figure 1, these systems run firmware, which contains the control logic and interacts with various peripherals through peripheral drivers. The firmware can be executed on top of an MCU with a lightweight RTOS or directly on the hardware (bare-metal). In these systems, the peripherals expose interfaces through registers that can be accessed by the CPUs using memory-mapped I/O (MMIO). By accessing these MMIO registers, the firmware configures working modes, acquires the working status of peripherals, and performs data exchanges with external environment, enabling a wide range of hardware-related functionalities.

![Figure 1: MCU-based embedded systems architecture.](https://github.com/VoodooChild99/perry)

At a high level, MCU drivers are the proxy between the
software world and the hardware world. As such, they must translate software requests into hardware interactions, read hardware responses, and provide them back to the software. Software will then perform various tasks (e.g., processing protocol packets) utilizing these results.

**MCU Peripherals.** MCU peripherals, in addition to passive CPU access, utilize interrupts to notify the CPU of specific hardware events. For example, a UART triggers an interrupt to alert the firmware to read incoming data. Peripherals that support interrupts have distinct interrupt sources connected to the interrupt controller. When certain conditions in the registers are met, the corresponding interrupt is activated, and the signal is sent to the CPU if enabled. The CPU then pauses the ongoing code execution and jumps to the appropriate interrupt service routines (ISRs) based on the interrupt number. Since there is a finite number of interrupt numbers, multiple hardware events may share the same number, resulting in the same interrupt for different events. To specify the actual event, peripherals configure diverse register values to assist ISRs in demultiplexing interrupts. It’s worth noting that peripherals can also interact directly with memory through direct memory access (DMA), thereby enhancing firmware throughput without requiring CPU involvement.

### 2.2 Automatic MCU Rehosting

Rehosting techniques are designed to execute firmware in a virtual execution environment, independent of the original hardware platform. This enables the examination of MCU firmware through sophisticated dynamic analysis techniques. Rehosting necessitates emulating CPUs and peripherals [14]. Emulating CPUs is labor-intensive but a one-time effort (e.g., QEMU [2]), given the relatively small amount of CPU models, this is acceptable in general. However, the number of peripherals is much larger than that of CPU models (e.g., over 30 peripherals per SoC [14]). Although it takes relatively less manual efforts to model a peripheral, the huge amount of peripherals makes it impractical to emulate all of them. As a result, emulators often have few hardware models [14], and analysts have to implement missing models on their own. This makes automatic MCU peripheral emulation the key challenge in rehosting. In this section, we review the literature on rehosting techniques, which can be grouped into two categories based on their implementation.

- **Hardware-Oriented Rehosting.** Some techniques leverage the inherent capabilities of the hardware platform to accomplish MCU rehosting, and these approaches can be categorized into two groups. The first kind of rehosting technique is called hardware-in-the-loop [9,31,56], where only CPUs are emulated, and peripheral accesses are forwarded to real devices. In the second category of techniques [20,49], peripheral interactions during firmware executions are recorded, peripheral outputs are analyzed and then replayed during firmware emulation. However, these techniques face scalability challenges due to their reliance on physical hardware.

- **Firmware-Oriented Rehosting.** Other techniques aim to provide different virtual execution environments for different firmware and can be divided into register-level approaches and function-level approaches. Function-level techniques [8,34,39] involve summarizing peripheral driver functions to remove hardware interactions and only retain semantics, but they are limited by the manual effort required and the lack of practicality due to the absence of debugging information in MCU firmware binaries. Register-level techniques [5,15,44,61] infer how peripherals respond to register accesses to explore more firmware paths instead of faithfully emulating hardware, but they suffer from low universality (e.g., these models are firmware-specific and limited in emulating complex hardware functionalities), making them specific to analyzed firmware, and low fidelity, as they cannot accurately replicate actual hardware behaviors.

An concurrent effort [62] seeks to address the aforementioned limitations by creating highly accurate hardware models based on hardware specifications. However, this approach entails a significant amount of manual work, such as manually identifying expected hardware descriptions in manuals, converting these descriptions from PDF format to plain text, and diagnosing the generated rules. These manual tasks restrict its practicality.

### 3 Problem and Motivating Example

#### 3.1 Threat Model and Problem Statement

**Possible Threats.** Malicious data can be injected into the firmware of a MCU through its peripherals. Vulnerabilities in the driver code of a peripheral may then be exploited [35]. The malicious data can propagate into other parts of the firmware such as upper-layer applications, whose vulnerabilities may also be exploited [23,43].

Conducting security analysis on MCU firmware presents challenges due to significant influences of the hardware on both control flow (e.g., interrupts) and data flow. Emulating hardware often requires huge manual efforts, and emulators typically have few hardware models (see §2.2). Therefore, automating hardware emulation is essential.

**Problem Objectives.** Our objective is to autonomously generate extensible and accurate peripheral models for a target MCU to facilitate security analysis. The generated peripheral model faithfully reflects actual hardware models and can be easily integrated into existing emulators. As a result, these models can be used to rehost various firmware, thus enabling security analysis of MCU firmware.
However, this can be challenging. The integration of these peripheral models into existing emulators is a complex task, as ensuring seamless integration and compatibility between the generated models and the emulator framework can be technically demanding. It requires careful consideration of the interface, timing, and synchronization aspects to ensure the accurate emulation of the targeted MCU. Additionally, firmware variations, different software versions, and compiler optimizations further complicate the task of developing firmware-independent rehosting techniques. Lastly, the lack of comprehensive documentation, proprietary components, and closed-source firmware can hinder the reverse-engineering and understanding of hardware behaviors.

**Problem Assumptions.** We have the following prerequisites and assumptions. First, we assume that we can access the source code for at least one implementation of the peripheral driver. We believe that requiring the source code for the driver is reasonable: (i) MCU vendors do make driver source code public for MCU peripherals. (ii) Any open-source driver even one by a third party for specific hardware is sufficient. We conduct a survey on 10 top MCU vendors as shown in Table 1 and find that all investigated MCU vendors provide public access to driver source code.

**Table 1: The availability of MCU driver source code**

<table>
<thead>
<tr>
<th>Vendor</th>
<th>Region</th>
<th>Host*</th>
<th>Example</th>
<th>First Release</th>
</tr>
</thead>
<tbody>
<tr>
<td>STM Microelectronics</td>
<td>Switzerland</td>
<td>GH</td>
<td>[51]</td>
<td>2019/04</td>
</tr>
<tr>
<td>NXP Semiconductors</td>
<td>Netherland</td>
<td>GH</td>
<td>[47]</td>
<td>2021/01</td>
</tr>
<tr>
<td>Microchip Technology</td>
<td>USA</td>
<td>OW</td>
<td>[54]</td>
<td>2022/10</td>
</tr>
<tr>
<td>Texas Instruments</td>
<td>USA</td>
<td>GH</td>
<td>[36]</td>
<td>2022/12</td>
</tr>
<tr>
<td>Renesas Electronics</td>
<td>Japan</td>
<td>GH</td>
<td>[12]</td>
<td>2019/10</td>
</tr>
<tr>
<td>Infineon Technologies</td>
<td>Germany</td>
<td>GH</td>
<td>[53]</td>
<td>2019/08</td>
</tr>
<tr>
<td>Nuvoton Technology</td>
<td>Taiwan, China</td>
<td>GH</td>
<td>[55]</td>
<td>2021/12</td>
</tr>
<tr>
<td>Nordic Semiconductor</td>
<td>Norway</td>
<td>GH</td>
<td>[46]</td>
<td>2017/10</td>
</tr>
<tr>
<td>Espressif Systems</td>
<td>Mainland China</td>
<td>GH</td>
<td>[52]</td>
<td>2016/08</td>
</tr>
<tr>
<td>GigaDevice Semiconductor</td>
<td>Mainland China</td>
<td>OW</td>
<td>[45]</td>
<td>2023/08</td>
</tr>
</tbody>
</table>

* GH: GitHub, OW: Official Website

Second, we assume the MCU corresponding to the target firmware is known. Such information can be obtained from the product brochure or model number printed on the SoC. It is needed for acquiring corresponding drivers and building hardware models. For example, Giese [16] identified several MCU models combing both methods.

Third, like previous efforts [15, 44], we assume that the hardware metadata of the target MCU is available, including memory mapping information, CPU model and initial interrupt vector location. The information can be extracted from hardware manuals. Specifically, for ARM Cortex-MMCUs, such information can be obtained more easily by parsing the Common Micro-controller Software Interface Standard System View Description (CMSIS-SVD) file [1] of the target MCU.

### 3.2 Motivating Example

As discussed in §3.1, synthesizing faithful and extendable peripheral models for MCUs is a complex task. However, we have made an observation that allows us to achieve our goal without the need for additional documentation processing or component analysis.

**Key Insight.** We observe that hardware is always accompanied by corresponding hardware drivers so that the hardware can be accessed and used by firmware, and these hardware drivers contain information about the behaviors of the underlying hardware. Based on this observation, to achieve our goal, we propose to extract peripheral models from hardware drivers. As a benefit, because drivers must respect the underlying hardware to function normally, hardware models inferred from drivers are universal and faithful.

We would like to illustrate this observation with a motivating example. Specifically, peripheral drivers must effectively manage hardware states to ensure successful interaction with the hardware and the realization of expected functionalities. Typically, this is accomplished through the use of various conditional statements that check the values of specific hardware registers. Listing 1 shows the code snippet taken from the universal asynchronous receiver/transmitter (UART) driver for STM32F7 series MCUs. The code has been simplified for the ease of reader comprehension. The API HAL_UART_Receive() is exposed to upper-layer applications for receiving incoming data through UART. According to the specification of STM32F7 UART peripheral [50], the RXNE bit of the ISR register is set by hardware when incoming data is ready to be read from the RDR register. Therefore, in correspondence with the specification, the driver: 1) waits until the RXNE bit is set in the ISR register (line 5), and then 2) reads the data register RDR for the incoming data and stores it into a buffer (line 9).

```c
// uart.c
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, 
  uint8_t *pData, uint16_t Size, uint32_t Timeout) {

  while (Size > 0) {

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, 
        RESET, tickstart, Timeout) != HAL_OK) {
      return HAL_TIMEOUT;
    }

    /* read incoming data from the TSR register */
    *pData = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
    *pData;
    ++pData;
    --Size;
  }

  return HAL_OK;
}
```

Listing 1: STM32F7xx UART driver code snippet.
Assuming we have no prior knowledge about UART behaviors when receiving data, we can still deduce this information from the driver code. First, by analyzing the code, we can know from the type (details will be elaborated upon in §4.1) that `uart->Instance` actually represents a peripheral, which means accessing its members will access MMIO registers. Second, by examining all the code paths, we observe that the data within the RDR register is written into a data buffer, implying that it serves as a data register. Third, after establishing this understanding, we can analyze the path constraints and observe that the RDR register is accessed only when the UART_FLAG_RXNE flag in the ISR register is set. This indicates that the flag should be set by the UART hardware when the incoming data in RDR is ready to be read – otherwise, the driver will never read the data. Finally, with the inferred UART behavior, we insert the following logic into our hardware model to mimic such hardware behavior: when the UART receives external inputs, we first move the data into the RDR register and then set the UART_FLAG_RXNE flag in the ISR register.

## 4 PERRY Design

Based on the example in §3.2, we can conclude that to synthesize peripheral models from drivers, we must process the driver source code to extract useful information (e.g., register accesses), observe how registers are accessed in drivers, infer hardware behaviors from the observed register accesses, and finally synthesize a hardware model using these inferred behaviors. As shown in Figure 2, we propose a system called PERRY\(^1\) to synthesize MCU peripheral models from peripheral drivers, which can be divided into four phases:

1. **Pre-Processing** (§4.1). We perform several steps to prepare the input required by the system. This includes gathering the hardware metadata and acquiring the driver source code (see §3.1). To facilitate further analysis, we compile the driver source code into LLVM bitcode and extract relevant auxiliary information using Clang/LLVM.

2. **Trace Collection** (§4.2). With these inputs in hand, we proceed to analyze and instrument the driver bitcode to establish the symbolic execution environment correctly. Additionally, we employ symbolic execution to analyze the driver APIs and capture traces of peripheral accesses.

3. **Model Inference** (§4.3) Next, we extract software beliefs regarding the underlying hardware from the collected traces and convert these beliefs into hardware behaviors that support and justify them.

4. **Model Synthesis** (§4.4). Finally, we utilize the inferred hardware behaviors along with user inputs to complete the missing sections in the hardware model template, thereby synthesizing a valid hardware model. This generated hardware model can then be seamlessly integrated into the emulator, such as QEMU [2], enabling the emulation of various firmware running on the target MCU.

### 4.1 Pre-Processing

PERRY takes hardware metadata and the driver source code as inputs. It parses the names and memory ranges of peripherals to be analyzed and obtains the target hardware information from hardware metadata. When compiling the driver source code to LLVM bitcode, we collect three types of source-level information (SI): loop header location, success return values, and peripheral structure names.

**SI-I Loop Header Location.** Loop headers (e.g., line 3 in Listing 1) define loop iterations. Drivers typically employ a waiting strategy, repeatedly reading specific registers in loop headers, and anticipating hardware updates. These features greatly aid in inferring hardware models (See §4.3). "To facilitate model inference, we gather loop header locations from the driver source code during preprocessing in the format of "(filename, beginLoc, endLoc)". For example, in Listing 1, the loop header (uart.c, \{3, 3\}, \{3, 18\}) at line 3 has beginLoc referring to "w" and endLoc referring to "."

**SI-II Success Return Values.** Drivers often perform a preliminary check to ensure proper functionality of a peripheral before certain operations (e.g., reading the data register). If the check succeeds, normal operations are carried out (valid paths). If the check fails, the driver may immediately return an error status code and skip all subsequent operations (invalid paths). To accurately infer expected hardware behaviors and synthesize hardware models, focusing solely on valid paths and disregarding invalid paths is essential. To achieve this, we collect return values that indicate success, aiding PERRY in identifying valid paths. Drivers commonly utilize enums to denote execution status, which possess semantic features. For instance, the enum value HAL_OK (line 14 in Listing 1) signifies successful execution, while HAL_TIMEOUT (line 6 in Listing 1) indicates a timeout error. Based on this observation, we gather enum values returned by driver functions and identify success return values by their names. If a name contains typical words denoting success (e.g., "ok" or "success"), we consider the corresponding value as a success return value. We contend that this pattern sufficiently identifies success return values, as all drivers listed in §5 adhere to this convention.

**SI-III Peripheral Structure Names.** Peripheral registers are arranged in a compact and contiguous manner within the peripheral’s address space. To abstract the layout of a peripheral, drivers commonly employ structures known as peripheral structures, where each structure member represents a register within the peripheral. Peripheral structure instances

---

\(^1\)The system is named PERRY because its pronunciation is reminiscent of the word “peri”, which stands for “peripheral”.

USENIX Association
are typically hard coded and mapped to the actual peripheral address, and drivers directly use these instances to access peripherals. However, some peripherals, such as UART, may share the same peripheral structure. To ensure generality, drivers for such peripherals often avoid using hard-coded peripheral structure instances. Instead, they allow users to specify the instance through a parameter. In such cases, we need to identify these parameters and assign them to the corresponding peripheral structure instances. We have observed that structure instances are typically defined using macros that follow a common pattern, as shown below:

```c
#define [INSTANCE] (([STRUCT]*) [ADDRESS])
```

where `[INSTANCE]` represents the instance name, `[STRUCT]` represents the structure name, and `[ADDRESS]` represents the peripheral address. For example, the macro below defines a peripheral instance USART1 at the address USART1_BASE using the structure USART_TypeDef:

```c
#define USART1 (USART_TypeDef *) USART1_BASE
```

By parsing macros in drivers, we can extract peripheral structure names accordingly.

### 4.2 Trace Collection

PERRY collects peripheral access traces during the symbolic execution of driver APIs. To this end, PERRY first analyzes and instruments the driver bitcode to properly setup the context for symbolic execution. After this, PERRY records essential peripheral access information through augmented symbolic execution.

#### 4.2.1 Context Setup

Five tasks (T) must be performed to properly setup the symbolic execution context for drivers. First, we prepare MMIO regions to replicate the actual MCU memory layout. Second, we identify potential entry points for symbolic execution, as drivers are commonly found in library form. These identified entry points are then organized to establish their corresponding calling contexts. In the fourth task, we identify and tant input data buffers to aid in the recognition of data registers. Lastly, we identify and hook callbacks to aid the inference of interrupt conditions.

(T1) **Prepare MMIO Regions.** Peripheral drivers access peripheral registers by directly accessing specific memory addresses (i.e., MMIO regions). To enable the symbolic executor to handle register accesses, we pre-map these MMIO regions. Additionally, we need to track the usage of values obtained from registers to infer hardware models. To achieve this, we symbolize all mapped MMIO regions and allocate unique taint labels to different registers as taint sources.

(T2) **Identify Entry Points.** Driver code, unlike code with a pre-defined entry point like `main()`, is typically presented as a library. This means that multiple potential entry points (i.e., APIs) are exposed without being used. To pinpoint potential entry points for symbolic execution within drivers, we construct a call graph and identify top-level functions that are not invoked by other functions. We identify top-level functions as entry points for two reasons: firstly, top-level functions typically encapsulate complex peripheral functionalities and engage in extensive hardware interactions; secondly, interactions between different top-level functions with hardware are often non-interfering, ensuring comprehensive observation of hardware behavior.

(T3) **Assemble Entry Points.** We set up the program environment (i.e., parameters and global variables) for each API to enable symbolic execution as they are not directly used. The entry point assembly algorithm is shown in **Algorithm 1**. Parameters and global variables are analyzed and prepared following the principle of avoiding symbolic pointers. For pointer variables, we recursively allocate an array of objects of the underlying type and symbolize their content (line 21-26). The array length is typically set to 1, unless it is a data buffer (see **T4**) where a larger constant value is used (e.g., 8). Non-pointer variables are allocated as objects with their content symbolized (line 29-30). If the object is a structure, we repeat the above procedure for each field (line 31-35). Two exceptions are pointers to peripheral structures and constant global variables. Pointers to peripheral structures are assigned the corresponding concrete peripheral physical addresses (line 12). Constant global variables are not made symbolic as their values remain unchanged. The above method fails to handle function pointers. Inspired by MLTA [38], we adopt a light-weight yet effective type analysis to determine indirect call targets (line 14).

(T4) **Taint Input Data Buffers.** Driver APIs that send data to peripheral hardware typically use data buffers to store user...
inputs, which are directly written into data registers. Based on this observation, we adopt a taint-based mechanism to recognize data registers. We first identify data buffers based on API parameter types and names. If a parameter has a buffer type (e.g., `uint8_t *`) and its name matches common patterns (e.g., "data"), it is considered a data buffer. We then taint the content of each identified data buffer to track data flows from user data to peripheral registers. By analyzing the taints within registers, we can identify data registers where the taints come from data buffers.

**Function**

**Algorithm 1: Entry Point Assembly Algorithm**

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>: Set of identified entry points $S_{API}$</td>
<td>Prepared program environment for symbolic execution</td>
</tr>
</tbody>
</table>

1. foreach $API \in S_{API}$ do
2.     SetupProgramEnvironment($API$);
3. end

4. Function SetupProgramEnvironment($API$);
5.     $S_{para}, S_{glob} \leftarrow$ AnalyzeParametersAndGlobals($API$);
6.     foreach $var \in S_{para} \cup S_{glob}$ do
7.         SetupVariable($var$);
8.     end

9. Function SetupVariable($var$);
10.     if isPointer($var$) then
11.         if isPeripheralStructPointer($var$) then
12.             AssignConcreteAddress($var$);
13.         else if isFuncPtr($var$) then
14.             FillInFuncPtrByType($var$);
15.         else
16.             AllocateAndSymbolizeObject($var$);
17.         end
18.     else
19.         AllocateAndSymbolizeArray($var$);
20.     end

21. Function AllocateAndSymbolizeArray($ptrVar$);
22.     $\text{pointee} \leftarrow get\text{Pointee}(ptrVar)$;
23.     $\text{len} \leftarrow is\text{DataBuffer}(ptrVar) \land CONSTANT : 1$;
24.     foreach i = 1 to $\text{len}$ do
25.         SetupVariable($\text{pointee}$);
26.     end

27. Function AllocateAndSymbolizeObject($var$);
28.     if isConstant($var$) then
29.         AllocateObject($var$);
30.     SymbolizeContent($var$);
31.     if isStruct($var$) then
32.         foreach field $\in get\text{Fields}(var)$ do
33.             SetupVariable(field);
34.         end
35.     end
36. end

**Function**

**Listing 2: Conflicting constraints due to symbol reuse.**

(M2) Remove Constraints using Check-Points. Listing 2 shows an example of conflicting hardware-related constraints caused by reusing the same symbol. If the constraint at line 1 evaluates to false, the constraint on line 3 will always evaluate to true, and the driver API will return an error because we cannot break such a loop – the negated loop condition will conflict with existing path constraints. While on a real device, both constraints can be satisfied since the accessed register is updated by the hardware before line 3. We
observe that such constraints (e.g., line 1) usually appear as scoped loop conditions, i.e., their impacts on program execution is restricted to be within the loop body. Based on this observation, we propose a check-point-based mechanism to detect and remove these scoped hardware-related constraints.

A check point is defined as a \((PC,CS)\) pair, where \(CS\) denotes a hardware-related constraint, and \(PC\) denotes the code location where \(CS\) is introduced. The check point mechanism maintains a set of check points within the current function. When a hardware-related constraint evaluates to true, we check if the corresponding \((PCI,CSI)\) pair exists in the set. If so, we identify \(CSI\) as a scoped hardware-related constraint, remove it from the current program state, and force the program to take the negated branch.

(G) Trace Collection. For each explored program state, we collect the following information.

- Exit Status \((ES)\): Program states can terminate normally (i.e., reaching the end of an execution path) or abnormally (e.g., errors during symbolic execution). Traces from normally exited program states provide valuable information for hardware model inference, while traces from other program states are less useful.

- API Return Value \((RV)\): Program states with success return values provide valuable insights into the expected hardware behavior.

- Path Constraints \((CS)\): The path constraints until program state terminates. These constraints help PERRY infer hardware behaviors.

- Register Accesses \((RA)\): During symbolic execution, the recorded information for each identified peripheral access includes: (i) access action \(A\) (read or write); (ii) accessed offset \(O\) within the peripheral; (iii) access width \(W\) (e.g., 4 bytes); (iv) symbolic expression \(S\) returned for a read or to be written for a write; (v) taint \(T\) of the value to be written (only for writes); (vi) path constraints \(C\) until the access; and (vii) code location \(L\) of the access.

- Output Data Buffer Taints \((OT)\): Tainting input data buffers helps identify data registers (see §4.1). However, for peripherals with separate registers for receiving and transmitting data, the previous mechanism only identifies transmitting data registers. To address this, we additionally collect taints \((OT)\) from data buffers after executing the API. If a taint from a register is found in \(OT\), the register is recognized as a receiving data register.

- Callback Hook Invocation Constraints \((CC)\): The path constraints when the callback hook is invoked. These constraints help PERRY infer interrupt conditions.

4.3 Model Inference

With the collected driver traces, we perform model inference, which involves identifying basic software beliefs and convert them into hardware behaviors (§4.3.1), and identifying complex software beliefs and transforming them into hardware behaviors using on-demand analysis (§4.3.2).

4.3.1 Basic Software Beliefs Identification and Hardware Behaviors Transformation

Software beliefs represent software’s expectations on hardware, i.e., hardware is believed to perform certain functionalities after instructions issued by software. The most basic beliefs reside in conditional statements checking whether hardware has reached expected states. For example, checking status registers before accessing peripheral functionalities (e.g., read incoming data) to guarantee the success of subsequent operations, or after configuring peripherals (e.g., enable a clock) to indicates the success of previous configurations. These checks represent the software’s assumptions regarding expected hardware behaviors and can be employed to infer actual hardware behavior. We categorized four distinct basic types of software beliefs \((SB)\) related to anticipated hardware behaviors:

- Reading data registers \((RDR)\): These beliefs are derived from constraints related to data register reads.

- Writing data registers \((WDR)\): These beliefs stem from constraints related to data register writes. We observe three sub-kinds of WDR beliefs: the first write (FW), between two writes (BW) and after all writes (AW).

- Handling interrupts \((HINT)\): These beliefs are drawn from constraints associated with interrupt handling.

- Updating non-data registers \((UNDR)\): These beliefs are inferred from correlations among non-data registers (e.g., updating one register leads to the software waiting for another to be updated).

Software may also express beliefs using other statements. For example, drivers may store the variable representing source address into the source address register of a DMA peripheral, under the belief that the register holds DMA transmission source address. Unlike the above SBs that can be located by conditional statements, such beliefs are harder to locate as they also involve semantic information of drivers. We therefore equip PERRY with the on-demand analysis capability to handle such complex SBs (see §4.3.2). We demonstrate how to transform basic SBs into hardware behaviors below.

RDR Transformation. RDR beliefs capture the constraints that software should follow to successfully read incoming data from data registers. Speculatively, when the hardware receives incoming data and updates the corresponding data registers, it should satisfy the constraints specified in RDR beliefs. This enables the software to detect the signal and read the incoming data. To analyze the hardware behavior, we group RDR beliefs based on the accessed data register (using offset \(O\)). Then, we derive the hardware behavior for
receiving incoming data through the data register by combining all the constraints using disjunction. Formally, for a group of RDR beliefs \( \{ (C_i, SymO) | i = 1, \ldots, N \} \), we derive a hardware behavior:

\[
B_{RDR} := \bigvee_{i=1}^{N} C_i
\]

WDR Transformation. WDR beliefs capture the constraints that software should follow to successfully send data through data registers. While there are three sub-kinds of WDR beliefs, it can be assumed that the constraints in WDR beliefs must evaluate to true after user data is written into a data register. Otherwise, the data transmission process in the software would fail. To analyze the hardware behavior, we group WDR beliefs for each sub-category by the accessed data register. This results in a triple of WDR belief groups \((G_{FW}, G_{BW}, G_{AW})\) for each data register corresponding to three sub-kinds. For each triple, we derive the hardware behavior when transmitting data through the data register by disjuncting constraints within each triple element, then conjuncting the results. Formally, assume \( G_{FW} = \{ (C_{FW,i}, SymO) | i = 1, \ldots, N \} \), \( G_{BW} = \{ (C_{BW,i}, SymO) | i = 1, \ldots, M \} \), and \( G_{AW} = \{ (C_{AW,i}, SymO) | i = 1, \ldots, K \} \), we derive the following hardware behavior:

\[
B_{WDR} := \left( \bigvee_{i=1}^{N} C_{FW,i} \right) \land \left( \bigvee_{i=1}^{M} C_{BW,i} \right) \land \left( \bigvee_{i=1}^{K} C_{AW,i} \right)
\]

HINT Transformation. HINT beliefs consist of path constraints that exist before executing interrupt handling operations in ISRs. We regard data register reads/writes and callback hook invocations as interrupt handling operations. These constraints include triggering conditions for different hardware events. Since the interrupt condition is composed of these hardware event triggering conditions, we can infer the actual interrupt triggering condition by combining all the HINT belief constraints using disjunction. In other words, the interrupt will be triggered if at least one event is triggered. Formally, assuming \( \{ C_i | i = 1, \ldots, N \} \) represents all the HINT beliefs, we derive the following hardware behavior:

\[
B_{HINT} := \bigvee_{i=1}^{N} C_i
\]

UNDR Transformation. UNDR beliefs describe the relationship between two non-data registers. If a register \( RegA \) is written in a specific way, it is expected that the hardware will update another register \( RegB \) accordingly. To translate UNDR beliefs into hardware behaviors, we need to consider the write semantics (how \( RegA \)’s value is changed) and the update semantics (how \( RegB \) should be updated). In most cases, the value written into \( RegA \) is bounded and the expected value for \( RegB \) can be easily derived from the path constraints. We propose a bit value variation-based approach to infer write semantics under such cases. However, sometimes the value written into \( RegB \) is unbounded, making the above method fail to infer the write semantic. To handle such cases, we additionally propose a write-update dependency resolution method to synthesize a linear formula between the written value and the expected update value. The technical details of the proposed two methods can be found in Appendix A. With the inferred write semantic WS and update semantic US, the hardware behavior can be derived as:

\[
B_{UNDR} := (WS, US)
\]

4.3.2 On-Demand Complex Software Beliefs Identification and Hardware Behaviors Transformation

PERRY supports on-demand analysis to locate complex SBs and transform them into hardware behaviors. Analysts can use commands to instruct PERRY to identify complex SBs. PERRY will then transform these beliefs into hardware behaviors accordingly. PERRY recognizes three types of commands from analysts – PARAM, CALLBACK and FUNCTION.

- **PARAM**: PARAM commands describe the software belief where specific data is supposed to be stored into dedicated registers. A PARAM command contains parameters of a function. PERRY handles such commands by locating all registers where the specified parameters are written into, and outputs these registers as hardware behaviors.

- **CALLBACK**: CALLBACK commands describe the software belief where certain hardware events are supposed to happen. A CALLBACK command contains the name of a callback. PERRY handles CALLBACK commands by gathering path constraints when the specified callback is invoked, and generates a hardware behavior expressed as the disjunction of these constraints.

- **FUNCTION**: FUNCTION commands describe the software belief where certain hardware functionalities should be triggered by invoking the function. A FUNCTION command contains the name of a function. PERRY handles FUNCTION commands by locating all register updates within the specified functions, and generates hardware behaviors based on their write semantics.

4.4 Model Synthesis

The last step of PERRY is to synthesize a hardware model that can be directly integrated into emulators using the inferred hardware behaviors. To this end, we adopt a template-based synthesis approach. PERRY first takes user-provided hardware metadata file and generate a basic hardware model template file, where only basic hardware behaviors are included – register reads return the current register value, and register writes will update corresponding registers. Other
hardware behaviors are left as holes, which are then synthesized and filled based on the inferred hardware behaviors. We demonstrate the synthesis procedure for behaviors inferred from basic SBs (basic behaviors) and complex SBs (complex behaviors) respectively.

**Basic Behaviors.** There are four kinds of holes corresponding to the four basic behaviors, we reuse the name of corresponding belief as introduced in §4.3.1 as the name of each kind of holes for simplicity. For RDR holes, we synthesize a function that takes inputs from the host, store inputs into the involved receiving data register, and update other registers to validate $B_{RDR}$. Whenever a receiving data register is read, we update relevant registers again to invalidate $B_{RDR}$, so that the software cannot read the data register when there is no data available. For WDR holes, we synthesize a function that sends the written data to the host, and update relevant registers to validate $B_{WDR}$. For HINT holes, we synthesize a function that evaluate and update the interrupt firing condition according to $B_{HINT}$. For each register involved in the condition, we insert a call to the introduced function after its value is updated to update the interrupt condition. For UNDR holes, we insert code after writes to related registers: if the written value meets the corresponding condition in $B_{UNDR}$, we update registers to reach the expected value as indicated in $B_{UNDR}$.

**Complex Behaviors.** The meanings of complex behaviors generated through on-demand analysis (see §4.3.2) are related with the semantics of the used commands, which are pre-defined by analysts according to the target peripheral. With such semantics, these behaviors can then be interpreted and utilized to complete the template. Note that for peripherals of the same kind, the involved commands as well as their semantics can be reused across different MCUs, and one only has to adapt the command contents for each different driver library family. Following this procedure, we successfully synthesized DMA models for STM32 MCUs with only 3 commands.

5 Evaluation

We implement PERRY for ARM Cortex-M MCUs using Clang/LLVM [33], KLEE [4] and Z3 [11], which consists of about 19,000 lines of C++ and Python code. In this section, we first present details of our testing environment (§5.1), then we organize the results of our study around four key research questions (RQ) we attempt to answer (§5.2). Those research questions are listed below:

(RQ 1): How effective is PERRY in inferring hardware behaviors from drivers, considering the adoption of symbolic execution (i.e., efficiency)?

(RQ 2): Are the inferred hardware behaviors consistent with actual hardware behaviors (i.e., consistency)?

(RQ 3): Can hardware models generated by PERRY be used to emulate various firmware (i.e., universality)?

(RQ 4): Can hardware models generated by PERRY be easily fixed or extended to support missing hardware functionalities (i.e., scalability)?

**Table 2: Summary of selected libraries**

<table>
<thead>
<tr>
<th>Vendor</th>
<th>Driver Library</th>
<th>MCUs</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST</td>
<td>STM32CubeF4 v1.11.3</td>
<td>ST10F160</td>
</tr>
<tr>
<td>ST</td>
<td>STM32CubeF1 v1.8.4</td>
<td>STM32F1 series</td>
</tr>
<tr>
<td>ST</td>
<td>STM32CubeF4 v1.26.2</td>
<td>STM32F4 series</td>
</tr>
<tr>
<td>ST</td>
<td>STM32CubeF7 v1.16.2</td>
<td>STM32F7 series</td>
</tr>
<tr>
<td>ST</td>
<td>STM32CubeL0 v1.12.1</td>
<td>STM32L0 series</td>
</tr>
<tr>
<td>NXP</td>
<td>MCUXpresso SDK v2.12.0</td>
<td>LPC1114/68</td>
</tr>
<tr>
<td>NXP</td>
<td>MCUXpresso SDK v2.11.0</td>
<td>FRDM-K22F</td>
</tr>
<tr>
<td>NXP</td>
<td>MCUXpresso SDK v2.8.0</td>
<td>FRDM-K64F</td>
</tr>
<tr>
<td>NXP</td>
<td>MCUXpresso SDK v2.8.0</td>
<td>FRDM-K32F</td>
</tr>
<tr>
<td>Microchip</td>
<td>Advanced Software Framework v3.52.0</td>
<td>SAM4L-EK</td>
</tr>
</tbody>
</table>

5.1 Experiment Setup and Methodology

**Experiment Setup.** We select 10 driver libraries from three top MCU vendors as shown in Table 2. A driver library may cover a series of MCUs, e.g., the STM32CubeF4 driver library can be used by all STM32F4xx MCUs such as STM32F469/479, STM32F407/417 and STM32F413/F423. Therefore, the selected driver libraries can cover over 30 MCUs. For each driver library, the corresponding SVD files are already contained within driver libraries, and we only need to provide RAM/ROM range information for the hardware metadata file before the evaluation, which requires a small amount of one-time effort (specifying CPU models, memory regions, etc.) and is a common procedure in existing methods [15,44]. Driver libraries for NXP MCUs are generated by the MCUXpresso SDK builder tool [41] provided by NXP and hence have different versions. The driver library from Microchip supports all MCUs, but we have to compile it for each MCU. All experiments are conducted on an Intel Xeon E5-2620 v2 @ 2.10GHz machine running Ubuntu 20.04 TLS, equipped with 64GB memory.

**Methodology.** We first evaluate time consumption of applying PERRY to synthesize hardware models from the selected driver libraries to answer RQ 1. Then, we evaluate the passing rate achieved by the generated models on P2IM unit tests [15] to answer RQ 2. To address RQ 3, we use the hardware models to emulate firmware samples, inspect whether they can perform expected functionalities, and evaluate the success rate. To answer RQ 4, we use the
Table 3: PERRY model consistency.

<table>
<thead>
<tr>
<th>Perl.</th>
<th>Unit test</th>
<th>STM32F103</th>
<th>FRDM-K64F</th>
<th>ATSAM3X8E</th>
<th>Passing Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Arduino</td>
<td>RIOT*</td>
<td>NUTTX</td>
<td>RIOT</td>
</tr>
<tr>
<td>ADC</td>
<td>read converted values</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>DAC</td>
<td>write values for conversion</td>
<td>-</td>
<td></td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>GPIO</td>
<td>execute the interrupt callback</td>
<td></td>
<td></td>
<td></td>
<td>✓ (RCC ∗)</td>
</tr>
<tr>
<td></td>
<td>read a pin</td>
<td>✓</td>
<td></td>
<td></td>
<td>✓ (RCC ∗)</td>
</tr>
<tr>
<td>PWM</td>
<td>select a pin</td>
<td></td>
<td></td>
<td></td>
<td>✓ (RCC ∗)</td>
</tr>
<tr>
<td></td>
<td>perform basic configuration</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2C</td>
<td>receive bytes</td>
<td>✓ (A)</td>
<td></td>
<td>✓ (A)</td>
<td>✓ (Φ)</td>
</tr>
<tr>
<td></td>
<td>send bytes</td>
<td>✓ (A)</td>
<td></td>
<td>✓ (A)</td>
<td>✓ (Φ)</td>
</tr>
<tr>
<td>UART</td>
<td>receive bytes</td>
<td>✓</td>
<td>(RCC Φ)</td>
<td>✓</td>
<td>✓ (Φ)</td>
</tr>
<tr>
<td></td>
<td>transmit bytes</td>
<td>✓</td>
<td>(RCC Φ)</td>
<td>✓</td>
<td>✓ (Φ)</td>
</tr>
<tr>
<td>SPI</td>
<td>receive bytes</td>
<td>✓</td>
<td>(RCC Φ)</td>
<td>✓</td>
<td>✓ (Φ)</td>
</tr>
<tr>
<td></td>
<td>transmit bytes</td>
<td>✓</td>
<td>(RCC Φ)</td>
<td>✓</td>
<td>✓ (Φ)</td>
</tr>
<tr>
<td>TIMER</td>
<td>execute the interrupt callback</td>
<td>-</td>
<td>(RCC Φ)</td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td></td>
<td>read counter values</td>
<td>-</td>
<td>(RCC Φ)</td>
<td></td>
<td>✓</td>
</tr>
<tr>
<td>LoC to Fix</td>
<td>3 (1 for RCC, 2 for I2C)</td>
<td>1 (for I2C)</td>
<td>2 (for UART)</td>
<td></td>
<td>49/66 (74.24%)</td>
</tr>
</tbody>
</table>

* All STM32F103/RIOT unit tests failed due to a single wrong behavior in the RCC peripheral. Unit tests marked with "-" do not exist. ∗ represents implicit assumptions on hardware and ▲ represents in-context register operations.

5.2 Experiment Results

LoC required to fix/extend models as metric to evaluate the involved manual efforts.

![Figure 3: Model synthesis time consumption (# minutes).](image)

Efficiency (to Answer RQ1). We use PERRY to synthesize peripheral models for all MCUs listed in Table 2. We conduct experiments for each MCU 5 times to eliminate the influence of random factors. We list the number of collected traces, the number of inferred hardware behaviors, and synthesized peripheral models in Table 4. We use time consumption to evaluate PERRY’s efficiency in synthesizing hardware models, and the results are listed in Figure 3.

The results demonstrate that PERRY can effectively collect execution traces by symbolically exploring driver library paths and infer peripheral behaviors for most MCUs within reasonable time budget (i.e., less than 33 minutes). PERRY needs time (~9 hours) when the target driver library is over complicated (e.g., 4,820,407 traces from the STM32CubeL0 driver library).

Consistency (to Answer RQ2). We validate the consistency of the synthesized models by PERRY using P2IM unit tests [15]. The authors of P2IM provide 48 firmware images consisting of 66 valid unit tests to validate the functionality of emulated hardware platforms. These unit tests cover eight categories of peripherals on different combinations of three MCUs (STM32F103, FRDM-K64F and ATSAM3X8E) and three OS libraries (Arduino, RIOT and Nuttx). We now compare PERRY with SEmu [62] because SEmu also aims to synthesize universal hardware models. We do not compare PERRY with path exploration oriented methods including Laelaps, P2IM, uEmu, and Fuzzware, because they only generate firmware-specific models as discussed in §2.2.

Table 3 shows the evaluation results. Without manual intervention, PERRY passes 49 (74.24%) unit tests, while SEmu fails all of them. SEmu cannot infer hardware behaviors for clock configuration peripherals (RCC, MCG and PMC) and the involved firmware samples cannot boot. SEmu fails to infer such behaviors because they are not described in the hardware manual. However, the driver source code presents such behaviors and PERRY successfully captures them. PERRY fails to pass 17 unit tests due to 6 wrong or missing hardware behaviors. After fixing or adding these behaviors with 6 LoC, PERRY achieves a passing rate of 100%. In comparison, SEmu achieves the same goal by manually fixing and adding 16 rules.

Universality (to Answer RQ3). We demonstrate the universality of the hardware models by emulating various firmware. Note that we reuse the models from the consistency evaluation. The used firmware samples consist of two parts: 10 real-world firmware samples from P2IM [15], and 19 shell firmware from two popular RTOS (LiteOS [25] and Zephyr [58]). A piece of firmware is successfully emulated if it can perform expected tasks defined by its code logic.

We collect the number of missing and wrong behaviors for each MCU in Table 5.
Table 4: PERRY model synthesis efficiency.

<table>
<thead>
<tr>
<th>MCUs</th>
<th># Traces</th>
<th># HB Peripherals*</th>
</tr>
</thead>
<tbody>
<tr>
<td>STM32F0xx</td>
<td>7,915,522</td>
<td>60</td>
</tr>
<tr>
<td>STM32F1xx</td>
<td>927,325</td>
<td>52</td>
</tr>
<tr>
<td>FRDM-K22F</td>
<td>68,598</td>
<td>36</td>
</tr>
<tr>
<td>FRDM-K64F</td>
<td>278,881</td>
<td>41</td>
</tr>
<tr>
<td>SAM4L-EK</td>
<td>4,491</td>
<td>16</td>
</tr>
<tr>
<td>SAM4E Xplained Pro</td>
<td>6,203</td>
<td>36</td>
</tr>
<tr>
<td>SAM4S Xplained</td>
<td>6,257</td>
<td>41</td>
</tr>
<tr>
<td>SAM70 Xplained</td>
<td>6,260</td>
<td>57</td>
</tr>
<tr>
<td>SAM V71 Xplained Ultra</td>
<td>6,193</td>
<td>55</td>
</tr>
<tr>
<td>SAM3X8E</td>
<td>2,796</td>
<td>32</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MCUs</th>
<th># Traces</th>
<th># HB Peripherals*</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPC11U68</td>
<td>38,340</td>
<td>28</td>
</tr>
<tr>
<td>SAM3X8E</td>
<td>2,796</td>
<td>32</td>
</tr>
<tr>
<td>FRDM-K82F</td>
<td>20,908</td>
<td>38</td>
</tr>
<tr>
<td>FRDM-KL25Z</td>
<td>22,168</td>
<td>40</td>
</tr>
<tr>
<td>FRDM-K22F</td>
<td>68,598</td>
<td>36</td>
</tr>
<tr>
<td>FRDM-K64F</td>
<td>278,881</td>
<td>41</td>
</tr>
<tr>
<td>FRDM-K64F</td>
<td>20,908</td>
<td>38</td>
</tr>
<tr>
<td>FRDM-KL25Z</td>
<td>22,168</td>
<td>40</td>
</tr>
<tr>
<td>LPC11U68</td>
<td>38,340</td>
<td>28</td>
</tr>
<tr>
<td>SAM4L-EK</td>
<td>4,491</td>
<td>16</td>
</tr>
<tr>
<td>SAM4E Xplained Pro</td>
<td>6,203</td>
<td>36</td>
</tr>
<tr>
<td>SAM4S Xplained</td>
<td>6,257</td>
<td>41</td>
</tr>
<tr>
<td>SAM70 Xplained</td>
<td>6,260</td>
<td>57</td>
</tr>
<tr>
<td>SAM V71 Xplained Ultra</td>
<td>6,193</td>
<td>55</td>
</tr>
<tr>
<td>SAM3X8E</td>
<td>2,796</td>
<td>32</td>
</tr>
</tbody>
</table>

* Peripherals with no hardware behaviors extracted are omitted.
* "HB" represents hardware behavior.

each hardware model during emulation and the number of LoC to fix these models. The evaluation results are shown in Table 5. Without manual intervention, PERRY successfully emulates 20 (%68.97) firmware. After manually fixing problematic models (see scalability evaluation), we successfully emulate all firmware.

To demonstrate that these models can actually help the emulated firmware to perform meaningful tasks, we conduct two case studies on the CNC and Drone firmware. Without the synthesized hardware models, both firmware cannot even boot. This demonstrates that hardware models generated by PERRY are necessary and sufficient for firmware to perform meaningful tasks.

The CNC firmware includes a G-Code interpreter that controls the movement of the underlying hardware. The firmware accepts G-Code inputs from USART. Our hardware model directly connects the emulated USART hardware to stdin of the host. Every time we enter G-Code into stdin, the emulated USART is notified, certain status register bits of the hardware are set, and the incoming data is stored in the data register. Hence, the firmware can bypass checks of these status bits, retrieve the data within the data register, parse it, and perform predefined functionalities.

The Drone firmware reads sensor data through I2C, control the position of the drone accordingly, and report drone state using USART. The emulated USART and I2C are connected to separate pipes for data injection, and set certain status register bits upon receiving incoming data. We inject random inputs to the I2C as sensor data, and monitor the output from the USART. As a result, the firmware can continuously read sensor data and perform position control, and we can inspect the running state of the drone through USART output.

Scalability (to Answer RQ4). For encountered missing or wrong behaviors, we manually extend or fix them according to corresponding hardware manuals. By thoroughly investigating these failing cases, we summarize main causes as listed below.

- **Implicit Assumptions on Hardware**: Drivers assume the hardware always functions as expected. Therefore, drivers may perform certain operations on the hardware without checking every related registers. For example, drivers can write a register and implicitly assume that another register is updated automatically by hardware without waiting for it. As a consequence, such implicit behaviors cannot be captured by PERRY.

- **In-Context Register Operations**: A register might get updated after a sequence of register operations, but the UNDR pattern makes PERRY to falsely believe that only the last register operation leads to the update.

- **Non-trivial Hardware Functionalities**: Some firmware samples utilize non-trivial hardware functionalities (e.g.,...
interrupt table relocation), which PERRY fails to synthesize behaviors.

We use the number of LoC to measure the required manual efforts, and each line contains only one instruction. The results are shown in Table 3 and Table 5. In total, we add or modify 35 LoC to fix generated hardware models, and it only takes at most 4 LoC to fix one model. Note that fixing models for MCUs of the same family (e.g., STM32F4 and STM32F7) even requires less manual efforts because their peripherals are highly similar, resulting in similar fixes. Additionally, as a benefit of our method, fixed models can be used to emulate other firmware without further modification, e.g., for MCUs involved in P2IM unit tests, PERRY achieves a 100% success rate when emulating firmware samples running on them. Therefore, the scalability of PERRY is demonstrated by the minimum manual efforts it requires.

6 Security Applications

As discussed in §3.1, bugs within drivers and applications endanger the firmware. Therefore, we conduct three case studies (CS) to demonstrate PERRY’s capability in catching driver bugs, as well as reproducing and finding vulnerabilities in firmware application code. Note that we reuse hardware models from §5 without additional refinements.

6.1 Security Application in Drivers

(CS-I) Mining Specification Violation Bugs. PERRY infers hardware behaviors from drivers when generating hardware models, and we can compare these inferred hardware behaviors with hardware manuals to see whether the driver implementation follows the specification. We manually check the hardware behaviors inferred from STM32Cube and MCUXpresso drivers and identify two inconsistent bugs. We reported the two bugs to corresponding vendors, and they have acknowledged and fixed them. We demonstrate this process using the bug found in the RCC driver for STM32F0 MCUs. The hardware behavior is inferred from Listing 3, where the hardware is supposed to set the HSI48RDY bit of the CR2 register after the HSI48ON bit of CR2 is set by the driver, which, if taken literally, is correct.

Listing 3: STM32F0 RCC driver code snippet.

```c
#define __HAL_RCC_HSI48_ENABLE() \ 
  SET_BIT(RCC->CR2, RCC_CR2_HSI48ON)
#define __HAL_RCC_HSI48_ENABLE();
#define tickstart = HAL_GetTick();
while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET) { ... } 
```

However, the macro RCC_FLAG_HSI48RDY is falsely defined to check the HSI48ON bit. As a result, the inferred hardware behavior indicates that it is the HSI48ON bit, instead of the HSI48RDY bit, that should be set by the hardware after it is set by the software, which conflicts with the specification. This bug will cause the firmware to directly perform subsequent operations without waiting the HSI14 oscillator to stabilize (because the condition at line 5 is always evaluated to false), which may lead to unexpected errors.

6.2 Security Application in Firmware Applications

(CS-II) Reproducing Firmware Vulnerabilities. In this case study, we use PERRY to reproduce two vulnerabilities (CVE-2022-1041 and CVE-2022-1042) in Zephyr’s Bluetooth protocol stack. The two vulnerabilities are located in the BLE host [59, 60], and can be triggered by malformed Host Controller Interface (HCI) packets during BLE mesh provisioning. HCI packets are exchanged between BLE host and controller over USB or UART.

Figure 4: Reproducing BLE host vulnerabilities with PERRY.

Figure 4 depicts our vulnerability reproducing method. The vulnerable Zephyr BLE host firmware runs inside QEMU, using the STM32F4xx hardware model generated by PERRY. The emulated vulnerable BLE host exchanges HCI packets over the emulated UART peripheral with interrupt enabled, while the emulated UART is connected to a HCI packet proxy using pipes, and the proxy communicates with the BLE controller on the host machine through sockets. The proxy forwards HCI packets between the emulated BLE host and the real BLE controller as if they’re directly communicating with each other. We inject malicious HCI packets into the emulated HCI host through the proxy to trigger the vulnerabilities. To validate the effectiveness of the payload, we place break points on bug triggering locations and inspect the program state using GDB. As a result, we successfully reproduce both vulnerabilities.

(CS-III) Fuzzing RTOS for Vulnerabilities. In this case study, we fuzz LiteOS by emulating it using PERRY-generated hardware models. The overall fuzzing approach is inspired by TriforceAFL [24]. We implement fuzz drivers for the MQTT and LWM2M protocol stack of LiteOS, and compile it against the STM32F769 Discovery MCU board. Additionally, we implement various sanitizers (UBSAN [7], KASAN [17], KMSAN [19] and KCSAN [18]) for LiteOS.
Table 6: Results of a 6-hour fuzzing campaign on LiteOS.

<table>
<thead>
<tr>
<th>Component</th>
<th>Target</th>
<th>Speed (#/sec)</th>
<th># Exec.</th>
<th># Path</th>
<th># Vuln.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Deserialize_ack</td>
<td>518.99</td>
<td>11,400,193</td>
<td>9</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>Deserialize_conack</td>
<td>729.21</td>
<td>15,757,024</td>
<td>11</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>Deserialize_connect</td>
<td>1233.25</td>
<td>26,547,383</td>
<td>35</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Deserialize_publish</td>
<td>634.81</td>
<td>13,632,707</td>
<td>14</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Deserialize_suback</td>
<td>517.32</td>
<td>11,380,177</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Deserialize_subscribe</td>
<td>969.45</td>
<td>20,505,021</td>
<td>12</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>Deserialize_unsuback</td>
<td>469.20</td>
<td>20,362,269</td>
<td>10</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>Deserialize_unsubscribe</td>
<td>537.79</td>
<td>11,910,801</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>MQTT</td>
<td>coap_parse_message</td>
<td>331.79</td>
<td>7,331,274</td>
<td>4,112</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>lwm2m_data_parse(TLV)</td>
<td>271.10</td>
<td>6,261,404</td>
<td>6,000</td>
<td>0</td>
</tr>
<tr>
<td>LWM2M</td>
<td>lwm2m_data_parse(JSON)</td>
<td>10.84</td>
<td>1,638,116</td>
<td>3,160</td>
<td>2</td>
</tr>
</tbody>
</table>

7 Threats to Validity

In assessing the validity of our study, several potential threats emerge, particularly related to the limitations of PERRY in inferring hardware behaviors from drivers and the manual effort required to utilize PERRY effectively:

**Limited Hardware Behaviors.** Although PERRY enables on-demand analysis to infer complicated hardware behaviors, the categories of hardware behaviors that PERRY can infer from drivers are limited. For example, PERRY fails to infer non-trivial hardware behaviors like IVT relocation, due to their inconspicuous characteristics in drivers. However, these behaviors can be implemented based on the generated hardware models with little manual efforts.

**Manual Efforts.** Although PERRY substantially automates the process of synthesizing hardware models, it still demands manual involvement in three specific areas. Initially, an analyst must prepare the relevant hardware metadata for each driver library and utilize the provided compiler-wrapper to compile the library into LLVM bitcode. Secondly, the generated hardware models must be integrated into an emulator, which necessitates altering the emulator’s build script. Lastly, despite these tasks being minimal, it is incumbent upon the analyst to manually correct any incorrect or missing hardware behaviors in the generated model.

8 Related Work

**Firmware Rehosting and Analysis.** Firmware can be analyzed statically to find bugs [10, 22, 42, 48], thus eliminating the requirement for firmware rehosting techniques. To take advantage of dynamic analysis techniques, efforts have been made to rehost firmware. Hardware-oriented approaches assume the presence of actual physical devices and can be divided into two categories: hardware-in-the-loop and record-and-replay. The first kind of approaches [9, 31, 56] only emulate CPUs and forward peripheral accesses to actual devices. The second kind of approaches [20, 49] record peripheral accesses during firmware executions and replay them when emulating firmware. The dependency on real devices has limited the scalability of these methods.

Table 7: Hardware-free MCU rehosting techniques.

<table>
<thead>
<tr>
<th>Study</th>
<th>Input</th>
<th>Model Generation</th>
<th>Faithful Model</th>
<th>Firmware Consistency</th>
<th>Exec. Low-Level Code</th>
<th>Full System</th>
</tr>
</thead>
<tbody>
<tr>
<td>HALucinator [8]</td>
<td></td>
<td>✗</td>
<td>✗</td>
<td>✗</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BaseSAFE [39]</td>
<td></td>
<td></td>
<td>✗</td>
<td>✗</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Para-rehosting [34]</td>
<td></td>
<td>✗</td>
<td>✗</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P2IM [15]</td>
<td></td>
<td></td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Laclaps [5]</td>
<td></td>
<td></td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
</tr>
<tr>
<td>uEmu [61]</td>
<td></td>
<td></td>
<td>✓</td>
<td>✗</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fuzzware [44]</td>
<td></td>
<td></td>
<td>✓</td>
<td>✗</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SEmu [62]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PERRY</td>
<td>Manual</td>
<td>✗</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Firmware-oriented approaches address this limitation by providing different virtual execution environments for different firmware, and can be performed at either register-level or function-level as listed in Table 7. Function-level approaches replace certain firmware functions to avoid hardware interactions [6, 8, 27, 29, 34, 39]. Register-level approaches infer how peripherals respond to register accesses, and are designed to explore firmware paths instead of faithfully emulating peripheral hardware [5, 15, 28, 37, 40, 44, 61]. These methods generate firmware-specific hardware models, which suffer from low universality and low fidelity. Function-level and register-level approaches can be combined [21, 23, 43] to emulate complex firmware like TrustZone OS.

A concurrent work [62] aims to mitigate the above limitations by generating hardware models with high fidelity under the guidance of hardware specifications. This method
involves a considerable amount of manual labor, while our work is more automated.

**Belief-based Software Analysis.** Belief analysis [13] is a technique to analyze a program’s assumptions on certain program properties, and has been successfully applied to discover bugs [3, 13] and infer specifications for programs [32]. Unlike these approaches, our work extend belief analysis to infer hardware models instead of software properties.

9 Conclusion

In this paper, we propose PERRY, a system that synthesizes faithful and extendable MCU peripheral models from peripheral drivers. Through a comprehensive evaluation, we demonstrate the efficiency, consistency, universality, and scalability of PERRY in synthesizing hardware models. With a 74.24% unit test passing rate, PERRY efficiently infers hardware behaviors and enables high-fidelity emulation of various firmware, while also allowing for easy extension with minimal manual efforts. Through our case studies, we showcase the security applications of PERRY in reproducing hardware vulnerabilities, detecting specification-violation bugs in drivers and fuzzing RTOS for new vulnerabilities. These results highlight the potential of PERRY in enhancing security-oriented tasks of IoT firmware analysis.

Acknowledgments

We thank the shepherd and the anonymous reviewers for their valuable suggestions and comments. This research was supported in part by National Natural Science Foundation of China Grant No. 62232004, by US National Science Foundation (NSF) Awards 1931871 and 2325451, by Jiangsu Provincial Key R&D Programs Grant Nos. BE2021729, BE2022680, and BE2022065-5, Jiangsu Provincial Key Laboratory of Network and Information Security Grant No. BM2003201, Key Laboratory of Computer Network and Information Integration of Ministry of Education of China Grant No. 93K-9, and Collaborative Innovation Center of Novel Software Technology and Industrialization. Any opinions, findings, conclusions, and recommendations in this paper are those of the authors and do not necessarily reflect the views of the funding agencies.

References


A Write and Update Semantic Inference

A.1 Bit Value Variation-Based Write Semantic Inference

To infer write semantics in UNDR beliefs, considering all possible concrete values that can be written into RegA is impractical. However, we have observed that UNDR beliefs typically involve bit-level granularity, where only specific bits, known as critical bits, are intended to be toggled. For example, in Listing 4 at line 3, the critical bit is HSI14ON. Leveraging this observation, we propose a bit value variation-based method to identify critical bits and infer write semantics. The approach compares the values of each bit in the target register before and after the write operation. If a bit’s value changes after the write, we consider the new value as the write semantic.

Formally, we define three states for bit values: MUST.ONE, MUST.ZERO, and ANY. These states indicate whether a bit must be 1, must be 0, or can have any value, respectively. To analyze the bit values, we utilize the bit-blasting technique to obtain symbolic expressions for each bit in both the original register value and the written value. Then, using an SMT solver, we determine the ranges of possible bit values for each bit. We formulate queries to the SMT solver based on the path constraints CS, asking whether a bit can be 1 (query \( Q_1 \)) or 0 (query \( Q_0 \)). The resulting bit state \( ST \) is determined as follows:

\[
ST = \begin{cases} 
\text{MUST.ONE}, & \text{if} \left( Q_0, Q_1 \right) = (\text{unsat}, \text{sat}) \\
\text{MUST.ZERO}, & \text{if} \left( Q_0, Q_1 \right) = (\text{sat}, \text{unsat}) \\
\text{ANY}, & \text{else} 
\end{cases}
\] (5)

By differencing bit states before and after the write, critical bits can be identified using the following function

\[
f \left( ST^1, ST^0 \right) = \left( ST^1 \neq ST^0 \right) \land \left( ST^0 \neq \text{ANY} \right)
\] (6)

where \( ST^1 \) and \( ST^0 \) denote the bit status of the i-th bit before and after the write. The concrete value \( v \) for each identified critical bit \( b \) can be calculated with the \( eval \) function:

\[
eval \left( \text{MUST.ONE} \right) = 1, \text{eval} \left( \text{MUST.ZERO} \right) = 0
\] (7)

For each identified critical bit \( b \) and its concrete value \( v \) identified, we introduce a constraint \( BC_b := (b = v) \). Since the update semantics can be expressed as the access constraints \( C \) of the register read access, the hardware behavior can be derived as:

\[
B_{UNDR} := \left( \bigwedge \limits_b BC_b, C \right)
\] (8)

A.2 Write-Update Dependency Resolution

In the example listed in Listing 5, the value bitMask is written to the PRESETCTRLSET register, and the PRESETCTRL register is expected to get updated to bitMask. However, since bitMask is not constrained, the write and update semantics cannot be inferred using previous methods.

Listing 5: LPC51U68 SYSCON driver code snippet.

We observe that the expected update value for RegB is typically linearly related to the value written into RegA. To address this, we propose synthesizing linear formulas that satisfy these relationships. The approach involves establishing a linear equation \( \text{val}_a = A \times \text{val}_w + B \), where \( \text{val}_a \) represents the expected value for RegB, \( \text{val}_w \) represents the value written into RegA, and \( A \) and \( B \) are constants to be determined. By substituting \( \text{RegB} \) in the access constraints \( C_B \), we use a SMT solver to find concrete values for \( A \) and \( B \) that ensure the constraints in \( C_B \) are always true. In the given example, the substituted \( C_B \) becomes \( (A \times \text{bitMask} + B) \& \text{bitMask} \neq 0 \). With the determined values for \( A \) and \( B \), we successfully synthesize a linear formula between \( \text{val}_a \) and \( \text{val}_w \), allowing us to derive the hardware behavior as:

\[
B_{UNDR} := \left( \text{RegA} = \text{val}_w, \text{RegB} = A \times \text{val}_w + B \right)
\] (9)