Logs Told Us It Was Kernel It Felt Like Kernel It Had To Be Kernel It Wasn't Kernel

Valery Sigalov, Bloomberg

Logs Told Us It Was Kernel



- The disk latency issues have been resolved after reducing the number of cgroups
- The latest Linux kernel includes the cgroup fixes for these and the other issues

Logs Told Us It Was Kernel It Felt Like Kernel

| Linux Kernel 3.10.0-957.35.2, Glibc 2 | 2.17 | Linux Kernel 4.18.0-372.9.1, Glibc 2.28 | | | | | | | |
|---|----------------------------|---|-----------------------------|--|--|--|--|--|--|
| ./funccount -i 5 'c:memcpy*' Tracing 9 functions for "c:memcpy*' | " | ./funccount -i 5 'c:memcpy*' Tracing 21 functions for "b'c:memcpy*'" | | | | | | | |
| FUNC memcpy_ssse3_back memcpy_sse2 | COUNT 986330 1866318 | FUNC b'memcpy_avx_unaligned_erms' b'memcpy_sse2_unaligned' | COUNT 1224262 8025791 | | | | | | |

- __memcpy_ssse3_back is most optimal for small and large buffers
- __memcpy_avx_unaligned doesn't perform well for small buffers (less than 10 bytes)
- GLIBC_TUNABLES glibc.cpu.hwcaps can be used to disable AVX and enable SSE
- This issue was fixed in the latest Glibc 2.28 build

Logs Told Us It Was Kernel It Felt Like Kernel It Had To Be Kernel

| Linux Kernel 3.10.0-957.35.2 | Linux Kernel 4.18.0-372.9.1 |
|---------------------------------------|---------------------------------------|
| # timertest -t | # timertest -t |
| timertest 1.4.0 | timertest 1.4.0 |
| Time Call Tests: | Time Call Tests: |
| clock_gettime(CLOCK_MONOTONIC): Diff: | clock_gettime(CLOCK_MONOTONIC): Diff: |
| 0.000017363 sec Avg 17 nsec | 0.000047152 sec Avg 47 nsec |

- The intel_pstate=disable intel_idle.max_cstate=0 processor.max_cstate=1 boot parameters didn't work with the new Linux kernel
- The vendor recommended boot parameters reduced clock_gettime overhead to 23 nsec

Logs Told Us It Was Kernel It Felt Like Kernel It Had To Be Kernel

Was it Kernel?

Simplified version of benchmark test

```
void foo(void) {
}
int main(int argc, char *argv[]) {
    int64_t sum = 0;
    for (int64_t i = 0; i < 100000000LL; i++) {
        foo();
        sum += i;
    }
}</pre>
```

- Exclude all memory accesses
- Isolate from any other performance issues
- Long loop, empty function call, sum of two local variables

Compare execution time between old and new Linux kernel

| (3.10.0-957 | 7.35.2) \$ | time | ./loop |
|-------------|------------|------|--------|
|-------------|------------|------|--------|

| real | 0m 2.06 s |
|------|------------------|
| user | 0m2.04s |

sys 0m0.01s

| (4.18. | .0-372 | .9.1) | \$ time | ./loop |
|--------|--------|-------|---------|--------|
|--------|--------|-------|---------|--------|

real 0m2.65s

user 0m2.61s sys 0m0.01s

• The application performance degraded by about 30% compared to the old Linux kernel

The techniques used during the investigation

- Profile the additional "nop" instruction in the code
- Profile placing the local variables into the registers
- Run the Intel VTune profiler and analyze the performance
- Profile the hot code block alignment in the instruction cache
- Research the compilation flags to optimize the performance
- Research profile-guided compilation for better optimization

Basic concepts of CPU architecture

CPU Pipeline

Intel Core i7-9xx

| FETCH | I-CACHE | Memory | Size | Latency | | | | |
|-----------|-----------|-------------|--------|------------|--|--|--|--|
| | | Register | 64 bit | 1 cycle | | | | |
| DECODE | Front End | L1 cache | 64 KB | 4 cycles | | | | |
| | | L2 cache | 256 KB | 11 cvcles | | | | |
| EXECUTE | D-CACHE | | | | | | | |
| | | L3 cache | 8 MB | 39 cycles | | | | |
| | | | | | | | | |
| WRITEBACK | Back End | Main memory | 4+ GB | 107 cycles | | | | |
| | | | | | | | | |

Disassemble code to check the differences

| Linux Kerne | 1 3.10.0-9 | 57.35.2 | ,GCC 4.8.5 | Linux Kerr | nel 4.18.0 [.] | -372.9. | 1,GCC 8.5.0 |
|---|-------------------------------------|----------------------------|---------------------------|---|--|--|---------------------------|
| void foo(4004ed: 4004ee: 4004f1: 4004f2: | void) 55 48 89 e5 5d c3 | push mov pop retq | %rbp %rsp,%rbp %rbp | <pre>void foo(400536: 400537: 40053a: 40053b: 40053c:</pre> | void) 55 48 89 e5 90 5d c3 | push mov nop pop retq | %rbp %rsp,%rbp %rbp |

- The new GCC 8.5.0 generates an additional '**nop**' instruction
- It doesn't emit any microcode, but must be fetched and decoded
- The additional '**nop**' instructions contribute to large code size

Profile '**nop**' instruction with GCC 4.8.5

| void foo(void) { } | | void foo(void) { asm("nop"); } | | | | | | | |
|---|--|---|--|--|--|--|--|--|--|
| 6,765,712,500 10,009,141,973 3,001,637,870 31,451 | cycles instructions branches branch-misses | 6,798,423,185 11,008,906,212 3,001,595,573 31,056 | cycles instructions branches branch-misses | | | | | | |
| 2.275540333 | sec time elapsed | 2.222114193 | sec time elapsed | | | | | | |

- Number of instructions increased
- Execution time remained the same

Local variables storage



- Compiler puts the local variables on the stack
- The access to the memory is much slower than the access to the register

Profile 'register' keyword with GCC 8.5.0

| register int64_t i, sum = 0; | <u>Without 'register' keyword:</u> |
|---|------------------------------------|
| 40054f: 41 bc 00 00 00 00 mov \$0x0, %r12d | 8,294,200,306 cycles |
| for (i = 0; i < 100000000LL; i++) { | 11,012,279,315 instructions |
| 400555: bb 00 00 00 00 mo∨ \$0x0, %rbx | 3.456486927 seconds |
| | |
| omitted text | <u>With 'register' keyword:</u> |
| 400561: 49 01 dc add %rbx %r12d | 7,147,275,887 cycles |
| for (i = 0.1 < 100000000000000000000000000000000 | 10,010,622,649 instructions |
| | |
| 400564, 400220201 add $60x10$ mby | 2.978650290 seconds |

- The 'register' keyword suggests compiler to use register for local variable
- The access to the register is much faster than the access to the memory
- The 'add' instruction can work with two registers directly

Profile with Intel VTune

| Linux Kernel 3.10.0-957.35.2, GCC 4.8.5 | Linux Kernel 4.18.0-372.9.1, GCC 8.5.0 |
|---|---|
| Front-End Bound: 14.4% of Pipeline Slots | Front-End Bound: 45.2% of Pipeline Slots |
| | Issue: A significant portion of Pipeline Slots is remaining empty due to issues in the Front-End.Tips: Make sure the code working size is not too large, the code layout does not require too many memory accesses per cycle to get enough instructions for filling four pipeline slots |

- The new Linux kernel showed much lower front-end pipeline utilization
- The problem is most likely the layout of the generated loop block

Loop block layout with GCC 8.5.0

| 4005 be : call 400596 <foo></foo> | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | А | В | с | D | E | F |
|---|----|------|------|------|-----|-----|-----|-----|-----|-----|-----|--------------|--------------|--------------|---------------|------|------|
| <pre>sum+=i;</pre> | 80 | | | | | | | | | | | | | | | | |
| 4005 c3 : mov -0x8(%rbp),%rax | 90 | | | | | | | | | | | | | | | | |
| <mark>4005c7:add %rax,-0x10(%rbp)</mark> | A0 | | | | | | | | | | | | | | | | |
| <pre>for(;i<1000000000LL;i++)</pre> | В0 | | | | | | | | | | | | | | | CALL | CALL |
| 4005 cb : add | C0 | CALL | CALL | CALL | моу | моу | моу | моу | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD | ADD |
| 4005 d0: mov | | | | | | | | | | | | C 14D | C 14D | C 14D | CI 4 D | | |
| <mark>\$0x2540be3ff,%rax</mark> | | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | MOV | СМР | СМР | СМР | СМР | JLE | JLE |
| 4005 da: cmp %rax0x8(%rbp) | EO | | | | | | | | | | | | | | | | |
| 4005 de : jle 4005be <main></main> | FO | | | | | | | | | | | | | | | | |

- CPU reads from the address aligned to the cache line size **0x400580** and **0x4005C0**
- The loop code block generated by GCC 8.5.0 spans across the two instruction cache lines
- This is the main reason of the poor front-end pipeline performance

Loop block layout with GCC 4.8.5

| 4005 54 : callq | 40052d <foo></foo> | | | | | | | | | | | | | | | | | |
|------------------------|----------------------|----|-----|-----|-----|-----|------|------|------|------|------|-----|-----|-----|----------|-----|-----|-----|
| <pre>sum+=i;</pre> | | | | | | | | | | | | | | | | | | |
| 4005 59 : mov | -0x10(%rbp),%rax | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | Α | В | с | D | E | F |
| 4005 5d : add | %rax,-0x8(%rbp) | 40 | | | | | | | | | | | | | | | | |
| for(;i<1000 | 0000000LL;i++) | 50 | | | | | CALL | CALL | CALL | CALL | CALL | моу | моу | моу | моу | ADD | ADD | ADD |
| 4005 61 : addq | \$0x1,-0x10(%rbp) | 60 | ADD | ADD | ADD | ADD | ADD | ADD | моу | моу | моу | моу | моу | моу | моу | моу | моу | моу |
| 4005 66: mo∨ | 0x2540be3ff,%rax | 70 | СМР | СМР | СМР | СМР | JLE | JLE | | | | | | | | | | |
| 4005 70: cmp | %rax,-0x10(%rbp) | | | | | | | | 1 | 1 | | 1 | | 1 | <u> </u> | 1 | | |
| 4005 74 ile | 400554 <main></main> | | | | | | | | | | | | | | | | | |

- CPU reads from the address aligned to the cache line size **0x400540**
- The loop code block generated by GCC 4.8.5 fits into the one instruction cache line
- The loop code block that fits into the one instruction cache line reduces the number of Decoded Stream Buffer (DSB) cache misses

Align loop block with GCC 8.5.0



- By adding the two '**nop**' instructions the loop block was shifted two bytes forward to the address aligned to the cache line size **0x4005C0** and fits one instruction cache line
- The application performance was significantly improved

Use -falign-functions with GCC 8.5.0

0000000000400540 <foo>:

0000000000400550 <main>:

| 4005 d1 : | callq | 400540 | <foo></foo> | |
|------------------|---------|-------------------|-----------------------|---|
| sum+=i | i; | | | |
| 4005 d6 : | mov | -0x8(%r | ⁻ bp),%rax | ſ |
| 4005 da : | add | %rax,-6 | 0x10(%rbp |) |
| for(;i | i<10000 | 0000001 | L;i++) | |
| 4005 de : | addq | \$0x1,-0 | 0x8(%rbp) | |
| 4005 e3 : | mov | | | |
| \$0x2540b | pe3ff,% | <mark>6rax</mark> | | |
| 4005 ed : | стр | %rax,-6 | 0x8(%rbp) | |
| 4005 f1 : | jle | 4005d1 | <main></main> | |

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | В | С | D | E | F |
|----|-----|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| C0 | | | | | | | | | | | | | | | | |
| D0 | | CALL | CALL | CALL | CALL | CALL | ΜΟΥ | ΜΟΥ | ΜΟν | ΜΟΥ | ADD | ADD | ADD | ADD | ADD | ADD |
| EO | ADD | ADD | ADD | ΜΟΥ | ΜΟΥ | ΜΟΥ | ΜΟΥ | ΜΟΥ | ΜΟν | ΜΟΥ | моу | ΜΟΥ | ΜΟΥ | СМР | СМР | СМР |
| F0 | СМР | JLE | JLE | | | | | | | | | | | | | |

- The functions are aligned by 16 bytes, which benefits the execution speed
- The code block was shifted to fit the one instruction cache line

Performance report analysis

| GCC 4.8.5 default | GCC 8.5.0 default | GCC 8.5.0 aligned |
|---|---|---|
| Elapsed Time: 18.597s | Elapsed Time: 21.404s | Elapsed Time: 18.517s |
| Efficient fetching and decoding. Front-End Bound: 14.4% of Pipeline Slots | Pipeline slots are mostly empty. Front-End Bound: 50.3% of Pipeline Slots | Efficient fetching and decoding. Front-End Bound: 15.4% of Pipeline Slots |
| Higher number of remote accesses don't affect code efficiency. NUMA: % of Remote Accesses: 16.1% | Lower number of remote accesses don't improve code efficiency. NUMA: % of Remote Accesses: 4.0% | Higher number of remote accesses don't affect code efficiency. NUMA: % of Remote Accesses: 6.3% |

Compiler optimization options

- -falign-loops align loop code block to the beginning of the instruction cache line
- -funroll-loops remove shorter loops from generated code and mitigate the negative effect of the loop code block alignment
- -O2 optimization level includes all alignment options along with many other optimization flags
- -Os optimization level includes all optimizations from -O2 without alignment options
- -O3 optimization level turns on more expensive optimizations such as function inlining and various loop optimizations
- Higher levels of optimization can restrict debugging visibility
- The performance optimization options increase the time and the memory consumption during the compilation

Profile guided optimization

- PGO is a method used by GCC to produce optimal code by using the runtime data
- Since the data comes from the application, GCC can make more accurate guesses
- PGO workflow:
 - Instrumented compilation
 - Profiled execution
 - Optimized compilation

PGO instrumented compilation phase



- Produces an executable with probes in each of the basic blocks of the program
- Each probe counts the number of times a basic block runs and records the direction taken by the branch

PGO profiled execution phase



• Instrumented binary generates a profiling data file that contains the counts from the program execution

PGO optimization phase



- Information from the profiled execution of the program is fed back to GCC
- GCC uses the profiling data to produce an optimized binary

Performance boost by using PGO

| Test Suite | Without PGO | With PGO | Improvement |
|--------------------|-------------|----------|--------------|
| python_startup | 17.1 ms | 13.7 ms | 1.25x faster |
| json_dumps | 13.9 ms | 11.4 ms | 1.22x faster |
| json_loads | 30.4 us | 25.3 us | 1.20x faster |
| xml_etree_generate | 129 ms | 109 ms | 1.18x faster |
| xml_etree_parse | 199 ms | 175 ms | 1.13x faster |

- The Specs: Python 3.12.0, Linux kernel 4.18.0-372.9.1, GCC 8.5.0
- Benchmarking tests: py-performance benchmark suite

Logs Told Us It Was Kernel It Felt Like Kernel It Had To Be Kernel

It wasn't Kernel

References

- <u>The mystery of an unstable performance</u>
- <u>Performance Analysis and Tuning on Modern CPUs</u>
- Using the GNU Compiler Collection (GCC) Optimization Options
- Intel(R) 64 and IA-32 Architectures Optimization Reference Manual
- CPU Caches and Why You Care
- <u>Profile guided optimization benchmarking</u>
- <u>Code alignment issues</u>

Thank you!

Q & A