

McSee: Evaluating Advanced Rowhammer Attacks and Defenses via Automated DRAM Traffic Analysis


Patrick Jattke Michele Marazzi Flavien Solt

Max Wipfli Stefan Gloor Kaveh Razavi




A Primer on DRAM and Rowhammer

DIMM Organization




A Primer on DRAM and Rowhammer

DIMM Organization




A Primer on DRAM and Rowhammer

DIMM Organization




A Primer on DRAM and Rowhammer

DIMM Organization




Rowhammer




A Primer on DRAM and Rowhammer

DIMM Organization




Rowhammer




A Primer on DRAM and Rowhammer

DIMM Organization




Rowhammer




A Primer on DRAM and Rowhammer


DIMM Organization



Rowhammer




DDR5 Changes




A Primer on DRAM and Rowhammer


DIMM Organization



Rowhammer




DDR5 Changes



2 Sub-channels




Fine Granularity Refresh




A Primer on DRAM and Rowhammer


DIMM Organization




Rowhammer




DDR5 Changes



Fine Granularity Refresh




Refresh Management



Rowhammer: An Arms Race in the Dark Attacks


- Sledgehammer hammers **multiple banks** in parallel.
- More bitflips → easier attacks




Rowhammer: An Arms Race in the Dark

Attacks

- Sledgehammer hammers **multiple banks** in parallel.
- More bitflips → easier attacks





- Rowpress is a new memory disturbance effect.
- Instead of hammering, Rowpress keeps **rows open** for longer.



Rowhammer: An Arms Race in the Dark

Attacks

- Sledgehammer hammers **multiple banks** in parallel.
- More bitflips → easier attacks
- Rowpress is a new memory disturbance effect.
- Instead of hammering, Rowpress keeps **rows open** for longer.



Are advanced attacks exploiting the DRAM device as intended?


Rowhammer: An Arms Race in the Dark

Defenses




Rowhammer: An Arms Race in the Dark

Defenses




Rowhammer: An Arms Race in the Dark

Defenses





Rowhammer: An Arms Race in the Dark


Defenses



Are CPUs using *optional* DDR5 features to protect against Rowhammer?








Our Solution: The McSee Platform

Our Solution: The McSee Platform

Goals



Our Solution: The McSee Platform

Goals

Requirements

- ≥ 2.4 GHz
- ≥ 16 chs.
- scriptable

Suitable

Our Solution: The McSee Platform

Goals


Requirements <ul style="list-style-type: none">✓ ≥ 2.4 GHz✓ ≥ 16 chs.✓ scriptable	U R SO DIMM
Suitable	DDR 4 5
	Flexible

Our Solution: The McSee Platform

Goals

<p>Requirements</p> <ul style="list-style-type: none">✓ ≥ 2.4 GHz✓ ≥ 16 chs.✓ scriptable	<p>U R S O DIMM</p> <p>DDR 4 5</p>	 
Suitable	Flexible	Accessible

Our Solution: The McSee Platform



Goals

Requirements

- ✓ ≥ 2.4 GHz
- ✓ ≥ 16 chs.
- ✓ scriptable

U
R
S
O | DIMM
DDR | 4
5




Suitable

Flexible

Accessible

- Enables us to **observe** the DRAM **C/A bus** traffic.
- Supports **18 digital signals**.
- Powered by a custom data **processing pipeline**.


Our Solution: The McSee Platform



Component


Model
TELEDYNE Name

Our Solution: The McSee Platform




Component	Model TELEDYNE Name
Oscilloscope	SDA 806Zi-B

Our Solution: The McSee Platform




Component	Model TELEDYNE Name
Oscilloscope	SDA 806Zi-B
Digitizer	HDA125-18-LBUS

Our Solution: The McSee Platform




Component	Model TELEDYNE Name
Oscilloscope	SDA 806Zi-B
Digitizer	HDA125-18-LBUS
Analog probe	PP021

Our Solution: The McSee Platform




Component	Model TELEDYNE Name
Oscilloscope	SDA 806Zi-B
Digitizer	HDA125-18-LBUS
Analog probe	PP021
Solder-in leads	HAD-DLS-18QL

Our Solution: The McSee Platform




Component	Model TELEDYNE Name
Oscilloscope	SDA 806Zi-B
Digitizer	HDA125-18-LBUS
Analog probe	PP021
Solder-in leads	HAD-DLS-18QL
DDR5 UDIMM interposer	<i>n/a (custom PCB)</i>




Optimizing McSee

Optimizing McSee





Optimizing McSee



Baseline





Optimizing McSee





Optimizing McSee





Optimizing McSee



Optimizing McSee



Optimizing McSee




Optimizing the McSee data processing pipeline improved the processing time by 16x.

Analyzing Advanced DRAM Attacks

Analyzing Sledgehammer's ACT Throughput

EXPERIMENT


- Intel i7-8700K (Coffee Lake)
- Run Sledgehammer while hammering **1-16 banks** in parallel.
- Capture traces using McSee.



Analyzing Sledgehammer's ACT Throughput

EXPERIMENT


- Intel i7-8700K (Coffee Lake)
- Run Sledgehammer while hammering **1-16 banks** in parallel.
- Capture traces using McSee.



Analyzing Sledgehammer's ACT Throughput

EXPERIMENT


- Intel i7-8700K (Coffee Lake)
- Run Sledgehammer while hammering **1-16 banks** in parallel.
- Capture traces using McSee.



Analyzing Sledgehammer's ACT Throughput

EXPERIMENT


- Intel i7-8700K (Coffee Lake)
- Run Sledgehammer while hammering **1-16 banks** in parallel.
- Capture traces using McSee.



Analyzing Sledgehammer's ACT Throughput

EXPERIMENT


- Intel i7-8700K (Coffee Lake)
- Run Sledgehammer while hammering **1-16 banks** in parallel.
- Capture traces using McSee.



Analyzing Sledgehammer's ACT Throughput

EXPERIMENT

- Intel i7-8700K (Coffee Lake)
- Run Sledgehammer while hammering **1-16 banks** in parallel.
- Capture traces using McSee.



O1. Hammering more banks is beneficial for up to six banks, after which the per-bank ACT rate strongly declines.

Analyzing Sledgehammer's ACT Reordering


ANALYSIS

- Hypothesis: more banks hammered \Rightarrow less ACT reordering.
- Analyze the **ACT-to-ACT distance** of aggressor pairs.

Analyzing Sledgehammer's ACT Reordering

ANALYSIS


- Hypothesis: more banks hammered \Rightarrow less ACT reordering.
- Analyze the **ACT-to-ACT distance** of aggressor pairs.



Analyzing Sledgehammer's ACT Reordering

ANALYSIS


- Hypothesis: more banks hammered \Rightarrow less ACT reordering.
- Analyze the **ACT-to-ACT distance** of aggressor pairs.



Analyzing Sledgehammer's ACT Reordering

ANALYSIS


- Hypothesis: more banks hammered \Rightarrow less ACT reordering.
- Analyze the **ACT-to-ACT distance** of aggressor pairs.



Analyzing Sledgehammer's ACT Reordering

ANALYSIS

- Hypothesis: more banks hammered \Rightarrow less ACT reordering.
- Analyze the **ACT-to-ACT distance** of aggressor pairs.



02. Increasing the number of hammered banks from one to seven causes, on average, 6.7x more reordering of ACTs.

Analyzing Rowpress' Row-Open Time


EXPERIMENT

- Intel i7-8700K (Coffee Lake) with same DIMM as org. work.
- Original results reproduced.
- Capture traces while fixing #cache block reads.

Analyzing Rowpress' Row-Open Time

EXPERIMENT


- Intel i7-8700K (Coffee Lake) with same DIMM as org. work.
- Original results reproduced.
- Capture traces while fixing #cache block reads.



Analyzing Rowpress' Row-Open Time

EXPERIMENT


- Intel i7-8700K (Coffee Lake) with same DIMM as org. work.
- Original results reproduced.
- Capture traces while fixing #cache block reads.



Analyzing Rowpress' Row-Open Time

EXPERIMENT


- Intel i7-8700K (Coffee Lake) with same DIMM as org. work.
- Original results reproduced.
- Capture traces while fixing #cache block reads.



Analyzing Rowpress' Row-Open Time

EXPERIMENT

- Intel i7-8700K (Coffee Lake) with same DIMM as org. work.
- Original results reproduced.
- Capture traces while fixing #cache block reads.



O3. Rowpress' ability to reduce ACmin on commodity systems is significantly lower (2x) than for the most effective pattern (17.6x) in the original work.

RFM Values

ID	Mf. Date [yy-mm]	Size [GiB]	Wd. [bits]	Geom. #[RK,BK,BA,R]
M1	22-05	16	x8	1,8,4,16
M2	22-08	16	x8	1,8,4,16
M3	22-01	16	x8	1,8,4,16
M4	21-10	16	x8	1,8,4,16

see the results for M5-M11 in the paper

H1	22-01	8	x16	1,4,4,16
H2	22-12	8	x16	1,4,4,16
H3	22-07	16	x8	1,8,4,16

see the results for H4-H10 in the paper

H11	21-12	8	X16	1,4,4,16
S1	22-02	8	x16	1,4,4,16
S2	21-12	8	x16	1,4,4,16
S3	22-01	16	x8	1,8,4,16
S4	21-10	16	x8	1,8,4,16

see the results for S5-S7 in the paper

U1	22-05	8	x16	1,4,4,16
----	-------	---	-----	----------

RFM Values

- Custom **DDR5 SPD decoder** to read RFM values:
 - RFM Required
 - RAAIMT
 - RAAMMT

ID	Mf. Date [yy-mm]	Size [GiB]	Wd. [bits]	Geom. #[RK,BK,BA,R]
M1	22-05	16	x8	1,8,4,16
M2	22-08	16	x8	1,8,4,16
M3	22-01	16	x8	1,8,4,16
M4	21-10	16	x8	1,8,4,16

see the results for M5-M11 in the paper

H1	22-01	8	x16	1,4,4,16
H2	22-12	8	x16	1,4,4,16
H3	22-07	16	x8	1,8,4,16

see the results for H4-H10 in the paper

H11	21-12	8	X16	1,4,4,16
S1	22-02	8	x16	1,4,4,16
S2	21-12	8	x16	1,4,4,16
S3	22-01	16	x8	1,8,4,16
S4	21-10	16	x8	1,8,4,16

see the results for S5-S7 in the paper

U1	22-05	8	x16	1,4,4,16
----	-------	---	-----	----------

RFM Values

- Custom **DDR5 SPD decoder** to read RFM values:
 - RFM Required
 - RAAIMT
 - RAAMMT

ID	Mf. Date [yy-mm]	Size [GiB]	Wd. [bits]	Geom. #[RK,BK,BA,R]	RFM [REQ, RAAIMT/-MMT]
M1	22-05	16	x8	1,8,4,16	0, 80, 6x
M2	22-08	16	x8	1,8,4,16	0, RFU, RFU
M3	22-01	16	x8	1,8,4,16	0, 80, 6x
M4	21-10	16	x8	1,8,4,16	0, 80, 4x

see the results for M5-M11 in the paper

H1	22-01	8	x16	1,4,4,16	0, RFU, RFU
H2	22-12	8	x16	1,4,4,16	0, 80, 6x
H3	22-07	16	x8	1,8,4,16	0, 80, 6x

see the results for H4-H10 in the paper

H11	21-12	8	X16	1,4,4,16	1, 56, 3x 
S1	22-02	8	x16	1,4,4,16	0, 80, 6x
S2	21-12	8	x16	1,4,4,16	0, RFU, RFU
S3	22-01	16	x8	1,8,4,16	0, RFU, RFU
S4	21-10	16	x8	1,8,4,16	0, RFU, RFU

see the results for S5-S7 in the paper

U1	22-05	8	x16	1,4,4,16	0, 80, 6x
----	-------	---	-----	----------	-----------

RFM Values

- Custom **DDR5 SPD decoder** to read RFM values:
 - RFM Required
 - RAAIMT
 - RAAMMT

O5. The majority DDR5 devices report valid RFM values, but only one DIMM requires RFM.

ID	Mf. Date [yy-mm]	Size [GiB]	Wd. [bits]	Geom. #[RK,BK,BA,R]	RFM [REQ, RAAIMT/-MMT]
M1	22-05	16	x8	1,8,4,16	0, 80, 6x
M2	22-08	16	x8	1,8,4,16	0, RFU, RFU
M3	22-01	16	x8	1,8,4,16	0, 80, 6x
M4	21-10	16	x8	1,8,4,16	0, 80, 4x

see the results for M5-M11 in the paper

H1	22-01	8	x16	1,4,4,16	0, RFU, RFU
H2	22-12	8	x16	1,4,4,16	0, 80, 6x
H3	22-07	16	x8	1,8,4,16	0, 80, 6x

see the results for H4-H10 in the paper

H11	21-12	8	X16	1,4,4,16	1, 56, 3x 
S1	22-02	8	x16	1,4,4,16	0, 80, 6x
S2	21-12	8	x16	1,4,4,16	0, RFU, RFU
S3	22-01	16	x8	1,8,4,16	0, RFU, RFU
S4	21-10	16	x8	1,8,4,16	0, RFU, RFU

see the results for S5-S7 in the paper

U1	22-05	8	x16	1,4,4,16	0, 80, 6x
----	-------	---	-----	----------	-----------

DDR5 Systems

	Microarchitecture	Release Date	Model
★	Intel Alder Lake (AL)	Nov. 2021	i7-12700K
	Intel Raptor Lake (RL)	Oct. 2022	i7-13700K
★	AMD Zen 4 (Z4)	Sept. 2022	R7 7700X

★ First Intel and AMD CPUs with DDR5 support.

RFM in DDR5 Memory Controllers

EXPERIMENT

- Double-sided Rowhammer.
- Tested DIMMs:
 - H5 (SKH, RFM required: No)
 - H11 (SKH, RFM required: Yes)

RFM in DDR5 Memory Controllers

EXPERIMENT


- Double-sided Rowhammer.
- Tested DIMMs:
 - H5 (SKH, RFM required: No)
 - H11 (SKH, RFM required: Yes)

07. Intel Alder/Raptor Lake and AMD Zen 4 do not issue RFMs.

RFM in DDR5 Memory Controllers

EXPERIMENT

- Double-sided Rowhammer.
- Tested DIMMs:
 - H5 (SKH, RFM required: No)
 - H11 (SKH, RFM required: Yes)




07. Intel Alder/Raptor Lake and AMD Zen 4 do not issue RFMs.

RFM in DDR5 Memory Controllers

EXPERIMENT

- Double-sided Rowhammer.
- Tested DIMMs:
 - H5 (SKH, RFM required: No)
 - H11 (SKH, RFM required: Yes)




O7. Intel Alder/Raptor Lake and AMD Zen 4 do not issue RFMs.

O8. Intel Alder/Raptor Lake use FGR mode by default.
AMD Zen 4 systems do not use FGR mode.

RFM in DDR5 Memory Controllers

EXPERIMENT

- Double-sided Rowhammer.
- Tested DIMMs:
 - H5 (SKH, RFM required: No)
 - H11 (SKH, RFM required: Yes)




O7. Intel Alder/Raptor Lake and AMD Zen 4 do not issue RFMs.

O8. Intel Alder/Raptor Lake use FGR mode by default.
AMD Zen 4 systems do not use FGR mode.

RFM in DDR5 Memory Controllers

EXPERIMENT

- Double-sided Rowhammer.
- Tested DIMMs:
 - H5 (SKH, RFM required: No)
 - H11 (SKH, RFM required: Yes)



O7. Intel Alder/Raptor Lake and AMD Zen 4 do not issue RFMs.

O8. Intel Alder/Raptor Lake use FGR mode by default.
AMD Zen 4 systems do not use FGR mode.

O9. Intel Raptor Lake CPUs employ pseudo-TRR (pTRR).

Intel's pseudo-TRR Mitigation

How likely is it that a row gets refreshed by pTRR?

Intel's pseudo-TRR Mitigation

How likely is it that a row gets refreshed by pTRR?

EXPERIMENT


- Hammer two aggressors for 8192 ACTs.
- `clflush` and `mfence` between hammers.
- Repeat experiment for 512 times.

Intel's pseudo-TRR Mitigation

How likely is it that a row gets refreshed by pTRR?

EXPERIMENT

- Hammer two aggressors for 8192 ACTs.
- `clflush` and `mfence` between hammers.
- Repeat experiment for 512 times.




Intel's pseudo-TRR Mitigation

How likely is it that a row gets refreshed by pTRR?

EXPERIMENT

- Hammer two aggressors for 8192 ACTs.
- `clflush` and `mfence` between hammers.
- Repeat experiment for 512 times.




Intel's pseudo-TRR Mitigation

How likely is it that a row gets refreshed by pTRR?

EXPERIMENT

- Hammer two aggressors for 8192 ACTs.
- `clflush` and `mfence` between hammers.
- Repeat experiment for 512 times.



pTRR refreshes aggressor-adjacent rows with a probability of 0.091%.


Intel's pseudo-TRR Mitigation

How long does it take to naively bypass pTRR?

Intel's pseudo-TRR Mitigation

How long does it take to naively bypass pTRR?


- PARA model from previous work [1]
- **50%** attack success probability after



Intel's pseudo-TRR Mitigation

How long does it take to naively bypass pTRR?


- PARA model from previous work [1]
- **50%** attack success probability after
 - **1 week:** for RH threshold **18 800**



Intel's pseudo-TRR Mitigation

How long does it take to naively bypass pTRR?


- PARA model from previous work [1]
- **50%** attack success probability after
 - **1 week:** for RH threshold **18 800**
 - **1 day:** for RH threshold of **16 700**



Intel's pseudo-TRR Mitigation

How long does it take to naively bypass pTRR?


- PARA model from previous work [1]
- **50%** attack success probability after
 - **1 week:** for RH threshold **18 800**
 - **1 day:** for RH threshold of **16 700**
 - **1 hour:** for RH threshold of **13 200**




Future Work




Future Work



Future Work




Future Work



Improved system-level Rowpress attacks




Future Work



Improved system-level Rowpress attacks




Rowhammer pattern execution



McSee enables for the first time *precise* insights into DRAM Attacks and Defenses on DDR4/DDR5 DRAM.




McSee enables for the first time *precise* insights into DRAM Attacks and Defenses on DDR4/DDR5 DRAM.




Sledgehammer
is most effective
on six banks.



McSee enables for the first time *precise* insights into DRAM Attacks and Defenses on DDR4/DDR5 DRAM.




Sledgehammer
is most effective
on six banks.




Rowpress
has limited effect
on ACmin (2x) on
a real system.

McSee enables for the first time *precise* insights into DRAM Attacks and Defenses on DDR4/DDR5 DRAM.



Sledgehammer
is most effective
on six banks.




Rowpress
has limited effect
on ACmin (2x) on
a real system.




No RFM cmds
on Intel AL/RL
and AMD Z4.

McSee enables for the first time *precise* insights into DRAM Attacks and Defenses on DDR4/DDR5 DRAM.




Sledgehammer
is most effective
on six banks.



Rowpress
has limited effect
on ACmin (2x) on
a real system.




No RFM cmds
on Intel AL/RL
and AMD Z4.




FGR Mode
is used by
Intel AL/RL
CPUs.

McSee enables for the first time *precise* insights into DRAM Attacks and Defenses on DDR4/DDR5 DRAM.




Sledgehammer
is most effective
on six banks.




Rowpress
has limited effect
on ACmin (2x) on
a real system.



No RFM cmds
on Intel AL/RL
and AMD Z4.





FGR Mode
is used by
Intel AL/RL
CPUs.





Intel pTRR
is a Rowhammer
mitigation in the RL
memory controller.

Conclusion

McSee enables for the first time *precise* insights into DRAM Attacks and Defenses on DDR4/DDR5 DRAM.



~~RFMab~~
~~RFMsb~~



For more information:
come to my poster!

Rowpress
has limited effect
ACmin (2x) on
system.

No RFM cmds
on Intel AL/RL
and AMD Z4.

FGR Mode
is used by
Intel AL/RL
CPUs.

Intel pTRR
is a Rowhammer
mitigation in the RL
memory controller.

