ZENHAMMER: Rowhammer Attacks on AMD Zen-based Platforms

Patrick Jattke† Max Wipfli† Flaviën Solt Michele Marazzi Matej Bölcskei Kaveh Razavi

ETH Zurich
†Equal contribution first authors

Abstract

AMD has gained a significant market share in recent years with the introduction of the Zen microarchitecture. While there are many recent Rowhammer attacks launched from Intel CPUs, they are completely absent on these newer AMD CPUs due to three non-trivial challenges: 1) reverse engineering the unknown DRAM addressing functions, 2) synchronizing with refresh commands for evading in-DRAM mitigations, and 3) achieving a sufficient row activation throughput. We address these challenges in the design of ZENHAMMER, the first Rowhammer attack on recent AMD CPUs. ZENHAMMER reverse engineers DRAM addressing functions despite their non-linear nature, uses specially crafted access patterns for proper synchronization, and carefully schedules flush and fence instructions within a pattern to increase the activation throughput while preserving the access order necessary to bypass in-DRAM mitigations. Our evaluation with ten DDR4 devices shows that ZENHAMMER finds bit flips on seven and six devices on AMD Zen 2 and Zen 3, respectively, enabling Rowhammer exploitation on current AMD platforms. Furthermore, ZENHAMMER triggers Rowhammer bit flips on a DDR5 device for the first time.

1 Introduction

Recent Rowhammer attacks that require the circumvention of in-DRAM mitigations have mostly been investigated on Intel platforms [6, 8–10, 13, 17, 19, 29, 30, 38, 39, 41, 44]. The success of these attacks is crucially dependent on the intimate architectural and microarchitectural details of Intel CPUs, such as how the memory controller maps physical addresses to DRAM chips, the observability of certain DRAM commands, and the behavior of memory flushing and ordering instructions. Lacking this information, Rowhammer attacks are currently absent on modern AMD CPUs based on the Zen microarchitecture. We conduct experiments to uncover this information, which we then use in the construction of ZENHAMMER, the first successful Rowhammer attack on Zen-based AMD platforms.

DRAM Addressing. Previous work that reverse engineered the DRAM addressing functions on Intel and ARM platforms assumes that these functions are constructed by XOR-ing certain physical address bits with each other [32]. We find that on AMD platforms, this assumption leads to an incomplete recovery of address functions. Our experiments show that AMD’s memory controllers require offsets for certain physical address ranges before applying the XOR functions. Adjusting for these offsets, better handling of noisy measurements, and considering higher physical address bits lead to the recovery of correct and complete DRAM addressing functions for these CPUs. Yet, this initial version of ZENHAMMER only triggers bit flips on five (Zen 2) and none (Zen 3) of our ten DDR4 DRAM modules, while an Intel-based fuzzer [17] triggers bit flips on eight of them. We track down the reason to inadequate synchronization with DRAM refresh commands and the low throughput of activations sent to DRAM.

Refresh Synchronization. Modern DRAM devices employ in-DRAM Target Row Refresh (TRR) mitigations that detect potential victims of a Rowhammer attack and internally refresh these victims before bits can flip. These preventive refreshes happen transparently inside DRAM during the standard refresh commands issued by the memory controller. To bypass these mitigations, state-of-the-art Rowhammer patterns executed on Intel CPUs synchronize with refresh commands by repeatedly measuring the time it takes to access two rows inside DRAM [17]. Memory controllers’ refresh commands delay these accesses, allowing the patterns to detect and synchronize with these commands. We find that the required flushing and ordering instructions introduce significant inaccuracies in the detection of refresh commands on AMD’s Zen-based CPUs. To address this issue, we rely on synchronization using many uncached addresses that are only flushed after a refresh is detected.

Activation Throughput. To bypass TRR during a Rowhammer attack, maximizing the number of activations on both decoy and target DRAM locations is favorable and often necessary. We noticed that, unlike Intel CPUs, it is not trivial to
saturate the activation throughput on Zen-based AMD CPUs due to the behavior of cache flushing and fencing instructions. To find the best hammering strategy, we systematically explore different memory access instructions and scheduling policies for flushing and fencing instructions. We discover that on AMD Zen 3, the CPU does not require a fence to order the cache flush with the memory access, allowing ZENHAMMER to achieve a higher activation throughput by omitting unnecessary fence instructions. Furthermore, we learn that on all AMD Zen CPUs, the number of necessary fence instructions to order different memory accesses can be tuned to a given DRAM vendor based on the sensitivity of its TRR mitigation to this ordering.

Equipped with better refresh synchronization and scheduling of flushing and fencing instructions, ZENHAMMER can trigger bit flips on seven of our ten sample devices (compared to eight on an Intel CPU). Our evaluation further shows that these bit flips can be used to build the page table [36], RSA public key corruption [34], and sudo [11] exploits on 7/6/4 of these devices, taking on average 164/267/209 seconds. To verify the attack’s practicality, we implement and evaluate the page table exploit by Seaborn et al. [36] on a Zen 3 system. We also show that ZENHAMMER can trigger bit flips on a DDR5 device for the first time.

Contributions. We make the following contributions:
• We reverse engineer the confidential DRAM addressing functions on various AMD Zen-based CPUs in different configurations, and we present a coloring technique enabling system exploitation despite higher physical address bits involved in the DRAM functions.
• We show how to synchronize effectively with refresh commands and increase the activation throughput with new fence scheduling strategies on AMD Zen-based CPUs.
• We build ZENHAMMER using the reverse engineered DRAM addressing functions, the new synchronization, and fencing strategies. Our evaluation shows that ZENHAMMER is effective on seven out of ten sample DDR4 devices, enabling Rowhammer exploitation on AMD Zen-based systems for the first time.
• Using ZENHAMMER, we show Rowhammer bit flips on a DDR5 device for the first time.

Responsible Disclosure and Open Sourcing. While Rowhammer is a known problem in industry, we nonetheless informed AMD about our findings and agreed to an embargo expiring on March 25, 2024. More information including the source code of ZENHAMMER can be found at: https://comsec.ethz.ch/research/dram/zenhammer

2 Background

We provide a high-level overview of DRAM (Section 2.1), how physical memory is mapped to it (Section 2.2), and discuss Rowhammer exploitation (Section 2.3).

2.1 DRAM

In desktop and server systems, dual in-line memory modules (DIMMs) are connected to the CPU’s memory channels to equip systems with DRAM. Each of these DIMMs consists of multiple DRAM chips, which operate in a lockstep mode. Each chip contains several banks, a grid-like structure of DRAM cells organized in rows and columns. Each cell stores a single-bit value and consists of a capacitor and an access transistor. Further, each DRAM bank is connected to a row buffer that acts as a buffer for the whole DRAM row during read and write operations.

DDRx Protocol. The DDRx protocol is used to communicate between the DRAM device and the memory controller. The protocol dictates timing requirements and permitted command orders that the memory controller should respect to ensure the DRAM device’s proper functioning. For example, in DDR4, a refresh command (REF) has to be sent to the DRAM devices every 7.8 µs (tREFI) on average. Before any data can be read from (RD) or written to (WR) a DRAM row, it must first be opened with an activate command (ACT), which brings its data into the row buffer. Before any other row in the same bank can be opened, the row must be closed, i.e., precharged (PRE).

Row Buffer Side Channel. Row buffer conflicts have been exploited as a timing side-channel to detect same-bank rows [32, 42, 43]. For this, two randomly picked addresses are repeatedly accessed in succession and their access time is measured. If the addresses map to different banks, the rows will stay open in their respective bank’s row buffer and can directly be read. This means, row buffer hits happen, which leads to faster (lower latency) access times. However, if the rows map to the same bank, successive accesses evict each other from the row buffer, thus requiring a PRE and ACT before data can be read or written. This row buffer conflict yields slower (higher latency) access times.

2.2 DRAM Addressing

The memory controller uses an addressing scheme to map the physical address space to DRAM locations. For this, vendors employ confidential address mappings that are optimized for performance. As correctly addressing DRAM rows is essential for Rowhammer attacks, reverse engineering these proprietary functions is often a preliminary step. Unlike Intel, AMD published address mappings for their pre-Zen CPUs in the BIOS and Kernel Developer’s Guide [2], but stopped publishing this information for its newer CPUs since 2017.

Linearity of Functions. Previous work [5, 14, 15, 32, 35, 42, 43] assumed the DRAM functions are linear. That is, a function $f_j$ is the exclusive-OR (XOR) of a set $S_j$ of physical address bits: $f_j(a) = \bigoplus_{b \in S_j} a_b$. We will show later (Section 4.2) that this assumption does not hold on our target systems.

2.3 Rowhammer

The DRAM vulnerability “Rowhammer” [22] allows attackers to induce memory disturbance errors. By rapidly accessing
**aggressor** rows, an attacker can leak charge from adjacent **victim** rows, eventually causing bit flips in them. The effect is caused by the weak physical isolation of memory rows, and it is expected to worsen in future devices due to the ongoing miniaturization of DRAM cells [28]. In response to the worsening Rowhammer effect, DRAM vendors have deployed in-DRAM mitigations, known as Target Row Refresh (TRR), that preemptively refresh victim rows before bits flip [10, 12].

**Hammering Patterns.** The originally proposed single-sided [22, 40] and double-sided [36] patterns were later generalized by n-sided patterns with n aggressors, which helped to bypass some of the in-DRAM TRR mitigations [10]. The state-of-the-art **non-uniform** Rowhammer patterns showed how to bypass all existing mitigations on DDR4 devices [17]. These patterns are composed of double-sided aggressor pairs that are hammered with different frequencies, phases, and amplitudes to find blind spots in the deployed mitigations more effectively. Furthermore, a new Rowhammer effect known as Half-Double [24, 26] can bypass certain in-DRAM mitigations using near and far aggressors.

**Synchronization.** A key ingredient of recent Rowhammer patterns is the synchronization with the **REF** commands that trigger TRRs [9, 17]. Earlier work [9] showed that soft synchronization can be achieved by introducing a carefully chosen number of NOPs into the pattern. In this way, the memory controller is more likely to schedule REFs in these gaps of less DRAM activity, thus helping to keep the pattern in sync with the REF. Blacksmith [17], however, uses hard synchronization by tailoring the pattern to the length of multiple refresh intervals and exploiting the increased access latency during REFs to detect them.

**Discussion.** Existing research on Rowhammer mostly focused on Intel systems [7, 10, 17], where DRAM address functions [32, 42] and the effects of the hammering instruction sequence [8, 13] are well known. However, AMD has gained a significant market share in the last years and held around 36% of the market for x86 CPUs in 2024 [1]. Yet, it is unclear if Rowhammer is similarly exploitable on these AMD systems.

## 3 Overview

Our goal is to trigger bit flips on AMD Zen-based platforms, particularly the systems listed in Table 1. These make use of DDR4 memory technology, allowing us to compare their vulnerability with a baseline on well-studied Intel systems [17].

A requirement for most Rowhammer attacks is the knowledge of the DRAM address mapping, i.e., how physical addresses map to the DRAM locations. This allows precisely selecting the location of aggressors around a victim row, as needed by most effective Rowhammer techniques [10, 24, 26, 36]. As the memory controllers of Intel and AMD systems use different DRAM address mappings, determining them poses our first challenge:

### Challenge 1. Reverse engineering the undocumented DRAM address mappings on AMD Zen-based systems.

We show in Section 4 that the state-of-the-art DRAMA [32] technique fails to recover the address functions on our AMD systems. Instead, a modified timing primitive and a relaxation of the common linearity assumption are required to obtain the full physical-to-DRAM address mappings. We then use these mappings to build ZENHAMMER and perform Rowhammer on our AMD systems with a sample of ten DRAM devices. However, even when hammering devices known to be exploitable on Intel systems, we find very few bit flips with ZENHAMMER, with many devices not showing any bit flips at all. Based on these results, we conclude that additional (micro-)architectural considerations are necessary for effective Rowhammer attacks on AMD Zen-based systems.

Earlier work [9, 17] shows that synchronizing a Rowhammer pattern with DRAM refresh commands is key for bypassing TRR mitigations. State-of-the-art non-uniform patterns [17], for example, rely on a timing side channel to detect spikes in the memory access latency caused by refresh commands [6, 9, 10]. Our analysis shows that this mechanism produces inaccurate results on AMD Zen-based CPUs, even failing completely on the newer Zen 3 platform. This leads us to our second challenge:

### Challenge 2. Understanding and overcoming the shortcomings of timing-based refresh synchronization.

In Section 5, we design and implement modified versions of timing-based refresh synchronization. We experimentally evaluate the various implementations to achieve more reliable synchronization on AMD platforms. Additionally, we notice that the activation throughput is only about half when compared to the Intel baseline. This severely reduces the budget of activations that can be used to “trick” TRR mitigations, substantially increasing the difficulty of finding effective Rowhammer patterns. This introduces our last challenge:

### Challenge 3. Increasing activation rate during hammering while preserving the order of memory accesses.

In Section 6, we systematically evaluate the activation throughput achieved by different memory access, flushing, and fencing instructions to find optimal access patterns tuned to the underlying DRAM device. Finally, after solving these challenges, Section 7 evaluates the effectiveness of ZENHAM-
We verified that with XOR-function candidates and tests them on the clustered DRAMA [32] is currently the standard approach for reverse engineering tools use specially crafted row conflict and those that do not is very small. Thus, existing reverse-engineering tools can trigger bit flips on one of our DDR5 devices on the latest AMD Zen 4 platform.

4 DRAM Addressing

DRAMA [32] is currently the standard approach for reverse engineering DRAM address mappings. We briefly describe the two main steps of this technique.

Step 1: Clustering. DRAMA measures the access latency of two randomly picked addresses. If the measured value exceeds the row conflict threshold, the addresses map to different rows in the same bank and otherwise to distinct banks. Using this method, DRAMA creates clusters of addresses in the same bank. DRAMA repeats this process until it finds a cluster for each bank.

Step 2: Function Brute Forcing. DRAMA then generates XOR-function candidates and tests them on the clustered addresses exhaustively. A valid function must (i) be constant for all addresses in each cluster and (ii) not produce the same result over all clusters. After removing linearly dependent functions, the resulting set of \( \log_2 N \) functions, on a system with \( N \) unique banks, can uniquely index every DRAM bank.

We verified that DRAMA, originally designed for Intel CPUs, does not produce valid results on recent AMD CPUs.\(^1\) Either it does not find any address functions at all or functions that are incomplete. We describe how improvements to timing (Section 4.1) and taking system-specific address offsets into account (Section 4.2) enable our new DRAM reverse-engineering tool, called DRAM Address Mapping Reverse-Engineering (DARE), to successfully recover the address mappings on AMD Zen-based platforms (Section 4.3).

4.1 Timing Routine

The access time difference between addresses that produce row conflict and those that do not is very small. Thus, existing reverse-engineering tools use specially crafted timing routines to amplify the timing difference while eliminating unwanted noise (e.g., from unrelated system activity).

In DARE, we perform 32 iterations of accesses to both addresses while measuring the entire loop. In contrast, DRAMA also measures accesses to two additional addresses that are shifted during measurement repetitions. We then perform 16 measurements and use the minimum value. However, we only do \( 16 \times 32 = 512 \) accesses instead of \( 4 \times 5K = 20K \) (DRAMA) accesses, making our method significantly faster.

Evaluation Setup. We evaluate the accuracy of both timing routines, DRAMA and DARE, on \( Z_+ \). For each routine, we generate 100 K random address pairs and measure their access times. We expect the access latencies for bank hits and conflicts to be clearly distinguishable to allow reliable differentiation. The address pairs are then partitioned based on whether they map to the same bank or not using the ground truth obtained with an oscilloscope (see Section 4.3).

Results. The results, which are shown in Figure 1, clearly show that the DRAMA routine significantly overlaps the two cases, whereas our method shows a clearer separation. This means that it is less susceptible to noise than DRAMA, thus reducing the number of misclassified addresses. We further enhance DARE by cluster cleaning (i.e., intra-cluster pairwise testing of addresses) to ensure that we can reliably find the address functions despite system noise.

4.2 Address Offsets

We notice that DARE fails to find sufficient address function candidates (i.e., at least \( \log_2 N \) for \( N \) banks) but succeeds when restricted to smaller memory ranges such as 256 MiB-aligned blocks. In other words, some functions are valid over a limited area only and cease to work across larger areas.

We investigate this anomaly by applying the obtained functions on smaller windows over the entire memory range, as shown in Figure 2a. We note that the sections where the function result is 0 and where it is 1 have different sizes. However, if the address mapping was linear, the result would have to be either constant 0 or 1 (if the function is correct) or evenly split between the two (for any other linear function). We refer to Appendix A for a proof of this fact. Based on this observation, the correct functions cannot be linear, which contradicts assumptions made by previous work (see Section 2.2).

We find that removing this nonlinearity is possible by subtracting a particular constant offset to all physical addresses in the clusters before brute forcing the functions. This linearization is demonstrated in Figure 2b, where, after removing the offset, it is possible to find the correct function as shown in Figure 2c. Finally, the correctly identified function generates a constant value for all addresses in the same cluster.

---

\(^1\)https://github.com/IAIK/drama

---

**Observation 1.** DRAM address functions may be nonlinear due to physical address space remapping, in which a constant offset needs to be subtracted from physical addresses before applying an XOR function.
This allows us to precisely calculate the system’s address offset by determining the difference between the PCI memory range on the system’s hardware configuration, e.g., mainboard, installed PCI(e) devices.

**Automation.** To avoid having to brute force the physical address offset, we analyze the system memory map of our target systems to find the location of the primary PCI memory mapping.\(^2\) For example, as we show in Table 2, the PCI memory range on Z2 starts at 3584 MiB and ends at 3968 MiB. This allows us to precisely calculate the system’s address offset by determining the difference between the PCI mapping’s start address and the 4 GiB boundary, for example, 4096 – 3584 = 512 MiB for Z2. We apply the offset to our physical addresses before brute forcing the address functions to produce valid functions on all our systems.

\(^2\)In Linux, the “PCI Bus 0000:00” in the (privileged) /proc/iomem file.

**System Address Map.** We now provide an explanation and supporting evidence for the existence of this offset.

The physical address space is divided into ranges backed by main memory (i.e., DRAM) and ranges for memory-mapped I/O (MMIO) devices. In particular, PCI(e) devices are commonly mapped just below the 4 GiB boundary to keep 32-bit compatibility, thus masking parts of main memory. Due to DRAM sizes in the order of gigabytes, CPU vendors introduced mechanisms to remap the otherwise inaccessible part of DRAM to a higher address range, as shown in Figure 3. Intel still employs this “OS Invisible Reclaim” mechanism [16, p. 19], but AMD stopped documenting “Memory Hoisting” [2, §2.9.12] with the Zen microarchitecture. Our findings suggest that newer AMD processors shift all physical addresses above 4 GiB by a fixed, system-specific offset. This offset depends on the system’s hardware configuration, e.g., mainboard, installed PCI(e) devices.

Figure 2. (a) Function values for \(f(x)\) given by 0x64440100 for same-cluster addresses over the full address range on \(Z_3\), showing a uneven distribution between “0” and “1”. (b) After offsetting the physical addresses by 768 MiB before applying the function, the same function’s output looks evenly distributed. (c) This allows us to find the function \(g(x)\) defined by 0x4440100 that is constant for the cluster’s addresses across all memory. We color the addresses whose function value changes when applying the offset in green (0 → 1) or blue (1 → 0).

**Observation 2.** We need access to a memory block larger than 1 GiB to entirely recover all DRAM address mappings.

**Discussion.** To the best of our knowledge, we are the first to reverse engineer and provide physically validated DRAM address mappings on recent AMD Zen-based systems with consideration of the address offsets. Further, we provide an improved reverse-engineering tool to reproduce and extend our results with more memory configurations as needed.

**Row Mapping.** DARE, just like DRAMA, does not allow the detection of physical address bits used for DRAM row and column indices. Therefore, before we can experimentally evaluate our address mappings using a Rowhammer attack, we need to extract the row mapping. Based on previous results [9, 42], we assume that the highest available address bits are used...

**4.3 Recovered Address Mappings**

We run DARE on all our systems using single and dual-rank DIMMs. DARE successfully reverse engineers the address functions for all memory configurations on all three systems. For simplicity, we limit our analysis to single-channel, single-DIMM systems with default UEFI settings, as this is sufficient for performing Rowhammer.

To validate our results, we verify the functions’ correctness using a high-bandwidth oscilloscope similar to previous work [32]. This also allows us to obtain the function labels (i.e., assign functions to the DRAM address components) and clarify the cases where our tool found linear combinations of the actual address functions. We note that this manual step is not required for Rowhammer attacks.

**Results.** We provide a list of all our reverse engineered and oscilloscope-validated address functions for three AMD Zen microarchitectures and different memory configurations in Table 3. Note that some physical address bits are above the 1 GiB mark, which explains why DARE uses as many 1 GiB superpages as possible while building same-bank address mappings.
for row indexing, which we verified with our oscilloscope. For example, a 16 GiB device (with 2^16 rows) consists of 2^{34} individually addressable bytes, and a row index is described by the bits \((a_{33}, a_{32}, \ldots, a_{18})\).

### 4.4 Enabling Exploitation

On our Intel Coffee Lake system the bank, bank group, and rank bits all fall within the lower 21 bits, i.e., within a transparent huge page (THP). However, we noticed that the address functions on AMD Zen 2 and Zen 3 systems can cover up to bit 34 (see Table 3). This makes exploitation without knowing these bits challenging. Previous methods assume DRAM functions with all addressing bits falling in the lower 21 bits [24], do not take advantage of THPs [25], or color THPs for other purposes such as cache eviction [9]. We now describe how the bank conflict side channel and the reverse-engineered DRAM mappings can be combined to detect consecutive same-bank rows, which is crucial for Rowhammer attacks.

**Coloring THPs.** We allocate 256 MiB of 2 MiB-aligned memory and turn it into 2 MiB THPs by using madvise. We then iterate in steps of 2 MiB over the allocated memory such that the 21 lower bits are always the same. As the upper physical address bits are unknown, we cannot directly apply our recovered address functions. Instead, we use the bank conflict side channel to measure if the current THP conflicts with any other THP we found before. If two THPs conflict, we assign them the same color; otherwise, we assign a new color to the current THP. This approach allows us to assign a color to each THP based on the unknown upper physical address bits.

**Detecting same-bank rows.** Given that THPs are 2 MiB contiguous memory regions, we know that the lower 21 physical and virtual address bits are the same. Thus, we can group the THPs of the same color and use our recovered address functions on the lower bits to address consecutive same-bank rows. For that, we iterate over the row index bits that fall into the lower 21 bits. As they may overlap with bank address bits, it may require flipping lower (non-overlapping) bits to stay within the same bank. As the values of the DRAM functions for all THPs with the same color are identical, we can use the same THP row offsets for all THPs of the same color. Finally, we validate the row addresses using our bank conflict side channel and discard all THPs where any two rows do not cause bank conflicts.

**Results.** We measured how long the coloring and detecting same-bank rows take on our Zen 3 system with a dual-rank DIMM \((Z_2 \text{ in Table 4})\). The THP coloring took on average 39.23 s and must be repeated for each attack as the THP allocation in physical memory changes. Detecting same-bank rows for each THP color is a one-time cost that can be pre-computed for each system memory configuration and took on average 18 ms.

### 4.5 Evaluation

In addition to the physical validation of our mappings, we use Rowhammer on our AMD systems with non-uniform hammering patterns [17] to see if we can trigger bit flips, as this requires precise DRAM addressing. Further, we evaluate the recent Half-Double patterns [24].

**Threat Model.** In our evaluation, we assume that the CPU model of the target machine is known to the attacker and that they have obtained the correct DRAM address mappings, for example, using DARE. We further assume that an unprivileged attacker can execute programs on the victim’s machine but does not know anything more specific about the DRAM devices (e.g., DRAM chip manufacturer).

**Setup.** We modify the reference implementation of Blacksmith [17]. Our changes include adding the address mappings we found previously and other necessary platform changes, such as timing thresholds, as the fuzzer was originally designed for an Intel Coffee Lake system. However, we do not apply any microarchitecture-specific optimizations. For the evaluation, we do six-hour fuzzing runs on both \(Z_2\) and \(Z_3\) with the ten DDR4 DIMMs listed in Table 4 that we ordered randomly from an online retailer. These DIMMs cover

---

1https://github.com/comsec-group/blacksmith
Table 4. DDR4 UDIMMs used in the evaluation of our AMD Zen-optimized Rowhammer fuzzer. We abbreviate the DRAM vendors Samsung (S), SK Hynix (H), and Micron (M). For each device, we report the number of ranks (RK), bank groups (BG), banks per bank group (BA), and rows (R).

<table>
<thead>
<tr>
<th>ID</th>
<th>Production Date</th>
<th>Freq. [MHz]</th>
<th>Size [GiB]</th>
<th>DIMM Geometry (RK, BG, BA, R)</th>
</tr>
</thead>
<tbody>
<tr>
<td>S₀</td>
<td>Q3-2020</td>
<td>2132</td>
<td>8</td>
<td>(1, 4, 4, 2₁⁶)</td>
</tr>
<tr>
<td>S₁</td>
<td>Q3-2020</td>
<td>2132</td>
<td>16</td>
<td>(2, 4, 4, 2₁⁶)</td>
</tr>
<tr>
<td>S₂</td>
<td>Q2-2020</td>
<td>2666</td>
<td>32</td>
<td>(2, 4, 4, 2₁⁷)</td>
</tr>
<tr>
<td>S₃</td>
<td>Q4-2017</td>
<td>2400</td>
<td>8</td>
<td>(1, 4, 2₁⁶)</td>
</tr>
<tr>
<td>S₄</td>
<td>Q3-2020</td>
<td>2666</td>
<td>8</td>
<td>(1, 4, 4, 2₁⁶)</td>
</tr>
<tr>
<td>S₅</td>
<td>Q2-2020</td>
<td>2666</td>
<td>16</td>
<td>(2, 4, 4, 2₁⁶)</td>
</tr>
<tr>
<td>H₀</td>
<td>Q3-2020</td>
<td>2132</td>
<td>16</td>
<td>(2, 4, 4, 2₁⁶)</td>
</tr>
<tr>
<td>H₁</td>
<td>Q4-2020</td>
<td>2400</td>
<td>8</td>
<td>(1, 4, 2₁⁶)</td>
</tr>
<tr>
<td>M₀</td>
<td>Q1-2020</td>
<td>2132</td>
<td>16</td>
<td>(2, 4, 4, 2₁⁶)</td>
</tr>
<tr>
<td>M₁</td>
<td>Q1-2020</td>
<td>2400</td>
<td>8</td>
<td>(1, 4, 4, 2₁⁶)</td>
</tr>
</tbody>
</table>

† Purchase date used as production date unavailable.

Table 5. Result of running Blacksmith with our address mappings and platform fixes (e.g., thresholds) on AMD Zen 2 and Zen 3 systems, compared to our Intel Coffee Lake baseline. We report for each device the number of patterns found (|P⁺|) and the number of bit flips over all patterns (|Fₜₜₜ|).  We omit devices without any bit flips.

<table>
<thead>
<tr>
<th>ID</th>
<th>Zen 2</th>
<th>Zen 3</th>
<th>Coffee Lake</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S₀</td>
<td>14</td>
<td>19</td>
<td>122</td>
</tr>
<tr>
<td>S₁</td>
<td>4</td>
<td>4</td>
<td>102</td>
</tr>
<tr>
<td>S₂</td>
<td>14</td>
<td>28</td>
<td>782</td>
</tr>
<tr>
<td>S₃</td>
<td>0</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>S₄</td>
<td>4</td>
<td>5</td>
<td>155</td>
</tr>
<tr>
<td>S₅</td>
<td>6</td>
<td>7</td>
<td>24</td>
</tr>
<tr>
<td>M₀</td>
<td>0</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>M₁</td>
<td>0</td>
<td>0</td>
<td>23</td>
</tr>
</tbody>
</table>

³ Purchase date used as production date unavailable.

The result of our evaluation is presented in Table 5. It shows that with our minimal changes, we can trigger bit flips on our Zen 2 system; however, only on 5 of 10 modules. We could not find any patterns on Zen 3. This is much lower than compared to 8 of 10 modules on the Intel Coffee Lake platform. We further note that the number of patterns found in the worst case (S₂) is roughly 50x smaller on Zen 2 (14 patterns) than on Coffee Lake (782 patterns).

We also tested Half-Double [24] patterns on all DDR4 devices with our address mappings and the reference implementation.⁴ As we did not find any bit flips on our devices using these patterns, and Half-Double has not been shown to be exploitable on x86-64 machines, we disregard these patterns in the remainder of this work, and base ZENHAMMER on non-uniform Rowhammer patterns.

Based on our results, we conclude that the common hammering instruction sequence as used by Blacksmith [17] and others [10] encodes implicit assumptions about the underlying Intel microarchitecture. Our results show that this significantly affects Rowhammer’s effectiveness on other platforms, such as the AMD systems targeted in this work. Motivated by this, we investigate the two crucial aspects of hammering, namely, refresh synchronization (Section 5) and the activation rate (Section 6) on AMD systems, and show how ZENHAMMER can improve them.

5 Refresh Synchronization

As shown by previous work [9, 10, 12, 17], it is essential to synchronize Rowhammer patterns with refresh commands. This is necessary as in-DRAM mitigations (i.e., TRR) have been shown to act during REFs. Synchronization is commonly done by detecting spikes in memory access latency, which correspond to when DRAM is briefly unavailable during refreshes [9, 10]. In this section, we investigate whether the refresh synchronization mechanism used by Blacksmith is effective on AMD Zen-based systems.

5.1 Blacksmith Synchronization

In Listing 1, we present Blacksmith’s synchronization routine, which uses two same-bank rows. This method relies on RDTSCP to capture timestamps, LFENCE to serialize the execution stream, and CLFLUSHOPT to immediately flush accessed rows. It assumes a REF has been detected whenever the timing measurements exceed a predefined threshold.

Evaluation. To detect whether synchronization works properly, we evaluate the time between detected refreshes, both on Z₄ and Z₃. When refresh commands are correctly detected, we expect the time between them to be around 7.8 µs, i.e., tREFI as specified by the DDR4 standard [18].

Results. The experiment results, each with 10 K iterations, are presented in Figure 4. The median latencies are 7.62 µs for Z₄ and 5.37 µs for Z₃.⁵ While the data for the Zen⁺ system

⁴https://github.com/IAIK/halfdouble

⁵For a fair comparison with Blacksmith, which uses AsmJit [23] to just-in-time (JIT) compile hammering patterns and their synchronization from x86-
suggestions that this method works quite reliably, REFs are often detected too early on Zen 3. This could be because of two reasons: either the refresh detection fails most of the time, or the memory controller schedules REFs opportunistically. The latter is possible because the DDR4 standard only specifies the average time between refresh commands and allows for some flexibility. In the following section, we will show that it is possible to detect the majority of refreshes reliably, as the original refresh synchronization method is inadequate on our AMD platforms.

5.2 Precise and Reliable Synchronization

We analyzed Blacksmith’s refresh synchronization routine as used by ZENHAMMER to identify possible measurement errors. By looking at the source code (Listing 1), we identified a brief time window, where fencing (fence) happens, that is not measured between the stop timestamp and the next iteration’s start timestamp. As the memory controller has some flexibility for scheduling refresh commands, it can happen that a REF sometimes remains undetected if it falls into this untimed gap. Furthermore, the memory controller may schedule the REF commands opportunistically during flush instructions, reducing the accuracy of detecting the REF commands.

Continuous Measurements. To mitigate this issue, we propose a modified refresh synchronization routine with continuous, non-repeating timing measurements: each recorded timestamp serves as both the end time of the current measurement round and the start time of the next. This ensures that all the instructions are included in the timing measurement. To ensure that the memory controller does not opportunistically schedule REF commands during the flush instructions, we avoid flushing during the synchronization phase. We solve this by designing a new method that allows a flexible number of rows and measures the latency of each memory access individually.

Avoiding Cache Hits. To avoid CLFLUSHOPT during synchronization, our code can only access different rows not to incur cache hits. To evict the cache lines for the subsequent synchronization phase, we flush the accessed rows after the REF is detected. Our continuous, non-repeating timing measurement uses 64 assembly, we implement all routines using AsmJit. We show equivalent C representations throughout this paper.

![Figure 4. Measured time between successive REFs using the refresh synchronization routine ref_sync_original(), for both Z_+ and Z_3. The number of samples (y-axis) are logarithmically scaled.](image)

Listing 2. Our continuous, non-repeating refresh synchronization.

```c
void ref_sync_nonrep(volatile char* rows[64]) {
    uint64_t prev = rdtscp();
    for (size_t i = 0; i < 64; i++) {
        rows[i];
        uint64_t curr = rdtscp();
        if (((curr - prev) > THRESHOLD) break;
        prev = curr;
    }
    // REF detected here (or ran out of rows)
    for (size_t i = 0; i < 64; i++) clflushopt(rows[i]);
}
```

Table 6. REF-to-REF interval when using the continuous, non-repeating timing measurement routine (ref_sync_nonrep) for different numbers of rows on $Z_+$ and $Z_3$. We identify as outliers all the values that differ more than 10% from the median.

<table>
<thead>
<tr>
<th>#Rows</th>
<th>Median [µs]</th>
<th>Outliers [%]</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$Z_+$</td>
<td>$Z_3$</td>
</tr>
<tr>
<td>16</td>
<td>2.01</td>
<td>2.62</td>
</tr>
<tr>
<td>32</td>
<td>1.19</td>
<td>4.41</td>
</tr>
<tr>
<td>64</td>
<td>7.81</td>
<td>7.77</td>
</tr>
<tr>
<td>128</td>
<td>7.93</td>
<td>7.85</td>
</tr>
<tr>
<td>256</td>
<td>7.80</td>
<td>7.71</td>
</tr>
</tbody>
</table>

† The original refresh sync. routine with 2 rows (see Figure 4).

Observation 3. Continuous, non-repeating time measurements strongly improve the reliability of our refresh command detection.

6 Activation Rate

We noticed that the number of tested patterns on the AMD systems is significantly lower than on the Intel Coffee Lake baseline during fuzzing, on average by 45% ($Z_2$) and 52% ($Z_3$). As we fuzz for a fixed period (6 h) while hammering each pattern for 5 M activations, this suggests that each individual pattern takes significantly longer to hammer. To investigate this, we measure hammering execution times to compute the average number of activations per refresh interval (ACTs/tREFI) for each pattern. We present the distribution of measured REF-to-REF intervals for different numbers of rows on $Z_+$ and $Z_3$. We identify as outliers all the values that differ more than 10% from the median.

Evaluation. We evaluate our new routine using the same experiment as before. We show the obtained distribution of measured REF-to-REF intervals in Table 6. The results demonstrate that when more than 32 rows are employed in the synchronization, we correctly identify refreshes on all our systems. This means that a sufficient number of unique rows is necessary to cover an entire refresh interval (i.e., 7.8 µs) before falling through the end of the detection loop.

Hammer Count Estimation. We now approximate the hammer count (HC) that a victim row is subjected to given these
activation rates. The estimation is made on a refresh window, as the bit flip needs to happen before the refresh of the victim row. In a refresh window, there are 8192 refresh intervals (tREFI). For an activation rate of 40 ACTs/tREFI, this results in a maximum of 328 K row activations before the victim row is refreshed. We consider a device with a Rowhammer mitigation that keeps track of 16 aggressors at a time [12]. To perform an effective double-sided Rowhammer on such a device, we need to hammer 18 rows, two aggressors and 16 dummy rows [10]. Assuming that we hammer the rows uniformly, this results in a cumulative HC of 36 K for the victim row. This is smaller than the minimum hammer count (HC\text{min}) reported for many DDR4 devices by previous work [21, 26]. Therefore, based on these estimates, activation rates are insufficient to induce Rowhammer bit flips on many devices from AMD Zen-based CPUs. Thus, we aim to improve activation rates to enable more effective hammering. To this end, we first analyze possible hammering instruction sequences to find the optimal way to hammer.

6.1 Instruction Sequences

Existing studies [8, 9, 13, 33] proposed and evaluated different hammering sequences. For example, Cojocar et al. [8] showed that the sequence of machine instructions used for hammering affects the rate of activations. As they performed their experiments on Intel CPUs, it is unlikely that their results transfer to our AMD processors. Therefore, we perform our own analysis of possible instruction sequences.

We start by analyzing the standard instruction sequences used by ZENHAMMER. They flush the cache directly after each access (“scatter” [9]) and fence (MFENCE) after each flush (“fence each”). However, this instruction sequence might not be optimal on AMD systems, as our earlier results suggest. In the following (a–e), we present the fundamental building blocks of possible hammering instruction sequences.

a. Cache Flushing. Because a hampered aggressor is cached, we need to ensure that subsequent hammering accesses are fetched from DRAM again. For flushing aggressors from the cache, we can use CLFLUSH or the optimized CLFLUSHOPT. The latter avoids serialization, which improves concurrency when used back-to-back [8, 13]. Depending on the Rowhammer pattern, we might have some flexibility in deciding when to issue the flushing instructions: either batched together for all aggressors at the end of the pattern (i.e., “gather”), or directly after each memory accesses (i.e., “scatter”) [9].

b. Memory Barriers. To ensure that aggressors are flushed from the cache before they are accessed again, existing approaches rely on memory barriers. For example, MFENCE serializes all preceding loads and stores, LFENCE serializes all preceding loads, and SFENCE serializes all preceding stores. Given our “scattered” flushing, fences can either be placed after every flush (“fence each”) or only once at the end (“fence once”). Lastly, we may omit fences to sacrifice some accesses (hitting the cache) for a higher activation rate [8].

c. Access Types. Typically, load instructions are used to execute Rowhammer patterns on regular x86-64 machines. This is necessary because the DRAM activate command that triggers the Rowhammer effect cannot be directly issued. Instead of loads, Rowhammer is also possible using store operations, as they also induce row activations [8].

d. Non-Temporal Instructions. The x86 ISA specifies non-temporal instructions that bypass CPU caches entirely, thus avoiding cache flushing [33]. However, they either require non-standard write-combining (WC) memory (MOVNTDQA), may prefetch data from L3 cache instead of accessing DRAM (PREFETCHNTA), or can be cached in WC buffers (MOVNTQ).

e. Vector Instructions. The gather family of AVX2 load instructions can be used to load data from a non-contiguous address list. As an example, VGATHERD loads up to eight 32-bit values simultaneously [3]. This method still requires cache-flush instructions and possibly memory barriers.

Evaluation. We implement an experiment to evaluate the performance of various instruction sequences. For this, we pick N random row addresses and access them in a loop for 10 M memory accesses while recording the elapsed time. Later, we use the measured time to compute the activation rate. Note that N also corresponds to the distance between consecutive

<table>
<thead>
<tr>
<th>Access Type</th>
<th>Flushing Strategy</th>
<th>Fence Type</th>
<th>#Rows</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV (load)</td>
<td>gather</td>
<td>M</td>
<td>1</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>gather</td>
<td>L</td>
<td>2</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>gather</td>
<td>S</td>
<td>4</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>gather</td>
<td>—</td>
<td>8</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>M</td>
<td>16</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>L</td>
<td>32</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>S</td>
<td>64</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>—</td>
<td>128</td>
</tr>
<tr>
<td>PREFETCHNTE</td>
<td>scatter</td>
<td></td>
<td>256</td>
</tr>
</tbody>
</table>

Figure 5. Distribution of the activation rates of non-uniform hammering patterns on Z+, Z3, and Intel Coffee Lake (CL). The whiskers indicate the minimum and maximum values.

Table 7. Heatmap of memory access rates (in ACTs/tREFI) for different instruction sequences and varying the number of accessed rows on the Z3 system. We omit unsuitable sequences with a low throughput (≤ 100 ACTs/tREFI) and sequences indicating cache hits with a very high throughput (≥ 1000 ACTs/tREFI), and provide the complete table in Appendix B.
accesses to the same row, which we sweep between 1 and 256 to cover the various distances in non-uniform patterns. The result from Z_2 is visualized in Table 7 (similar results on Z_4). From these, we derive the following six observations (O1-O6) and three concrete recommendations (R1-R3):

(O1) Non-temporal instructions hit caches: Non-temporal instructions such as PREFETCHNTA have access rates exceeding the available bandwidth, thus suggesting cache hits. Therefore, we disregard such instructions.

(O2) More rows increase the ACT rate: Using more rows almost always increases the rate of memory accesses, except for “fence each” sequences.

(O3) CLFLUSHOPT is slightly faster than CLFLUSH: In most cases, there is no measurable difference between them. In a few cases, CLFLUSHOPT produces up to 5% higher activation rates.

R1. Always use CLFLUSHOPT over CLFLUSH to maximize the activation rate.

(O4) “scatter” is always faster than “gather”: The “scatter”-style cache flushing always produces higher access rates than the equivalent “gather” sequence. Further, as our non-uniform frequency-based patterns may hammer the same aggressors multiple times consecutively, we consider only “scattered” flushes.

R2. Schedule cache flushes in a “scatter”-style, i.e., flush immediately after accessing an aggressor.

(O5) Loads are always faster than stores: All sequences using store instructions result in low memory access rates (up to 76 ACTs/REFI), with reductions between 5% and 56% compared to equivalent load sequences.

R3. Always prefer load instructions to hammer over store instructions to optimize activation rates.

(O6) AVX instructions are fast but complex to implement: The AVX VPGATHERDD instruction produces memory access rates comparably to regular loads (i.e., MOV). However, it is more complex to implement than regular loads. This is especially the case for non-uniform patterns that hammer aggressors with different frequencies and with flushes in between.

Based on these results, we exclude CLFLUSH, “gather”-style flushing, stores, non-temporal accesses, and AVX2 vector instructions in the remaining experiments. Thus, we will focus on CLFLUSHOPT, “scatter”-style flushing, and the different types of fences for loads (M/LFENCE and “no fence”).

We further run this experiment on Intel Coffee Lake to allow comparison with the results of our AMD systems. We provide the full results in Appendix B. The results show that the activation rates on Coffee Lake are generally higher for all tested configurations.

### Table 8. Overview of our proposed fence scheduling policies. We indicate which policies are pattern-aware by taking the pattern’s structure into account and which are cache-avoiding.

<table>
<thead>
<tr>
<th>Policy</th>
<th>Fencing Frequency</th>
<th>Pattern-Aware</th>
<th>Cache-Avoiding</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPnone</td>
<td>no fences within pattern</td>
<td>✗ ✗</td>
<td>✓ ✓</td>
</tr>
<tr>
<td>SPbP</td>
<td>between base periods</td>
<td>✗ ✓</td>
<td>✗ ✗</td>
</tr>
<tr>
<td>SPFp/2</td>
<td>every half base period</td>
<td>✓ ✓</td>
<td>✗ ✗</td>
</tr>
<tr>
<td>SPpair</td>
<td>between different aggr. pairs†</td>
<td>✗ ✓</td>
<td>✗ ✗</td>
</tr>
<tr>
<td>SPRep</td>
<td>between aggr. pair repetitions</td>
<td>☑ ✓</td>
<td>☑ ✓</td>
</tr>
<tr>
<td>SPfull</td>
<td>after every access</td>
<td>✓ ✓</td>
<td>✓ ✓</td>
</tr>
</tbody>
</table>

† In Blacksmith’s terminology [17]: rows that are 2 rows apart and have the same frequency, phase, and amplitude.

### Ordering of Loads and Cache-Flushes.

We notice that the sequences without memory barriers (“no fence”) do not exceed the activation rate of sequences with fences. This suggests that memory loads are served by DRAM, and consequently, load-flush-load sequences to the same address are strongly ordered. This is surprising, as AMD documents loads only to be ordered with same-cache line stores [4].

To confirm our observation that all load requests are served by DRAM, we use the CPU’s performance counters to measure the number of data cache fills by DRAM. On Z_3, we find that the number of measured cache fills does not differ between sequences with and without memory barriers. Moreover, this value is equal to the number of loads issued while hammering. Instead, on Z_4 and Z_2, this is not the case, and we observe up to 70% cache hits in some cases.

**Observation 4. Memory load requests following a CLFLUSH(0PT) to the same cache line never incur cache hits on Zen 3, but do incur cache hits on Zen+ and Zen 2.**

As omitting all fences leads to very high activation rates without incurring cache hits (on Z_3), it seems like the optimal choice for efficient Rowhammering. However, omitting memory barriers allows reordering the accesses of different aggressors. The reason is that both load and flush instructions are not ordered between different cache blocks [4], and thus may be rearranged by the processor. This can hinder us in effectively bypassing some TRR mitigations, which are sensitive to the order of row activations [12]. Therefore, we need to determine the optimal balance between high activation rates and strict ordering.

### 6.2 Fence Scheduling Policies

Based on Observation 4, we hypothesize that we may omit some fences to speed up pattern execution, while keeping others to preserve sufficient ordering. To explore this trade-off between high activation rates and strict ordering of memory accesses, we propose six different fence scheduling poli-
cies (SPs), which are summarized in Table 8. Besides the two simple policies, no fences (SPnone) and fencing after every access (SPfull), we propose four policies that take the pattern’s structure into account, fencing every (SPpp) or every half base period (SPpp2), fencing between aggressor pairs (SPpair), and fencing between repetitions of the same aggressors (SPrep). Some scheduling policies are cache-avoiding, i.e., they strongly order all consecutive accesses to the same aggressor. However, we still consider all policies on all our systems, as previous work has shown that omitting fences can lead to both higher activation rates [8] and more bit flips [43] despite possibly incurring cache hits.

**Evaluation.** We evaluate the effectiveness of our fence scheduling policies in two ways. To begin with, we build a theoretical model for the amount of ordering provided by different scheduling policies, and contrast this with the hammering speeds obtained with the respective policies on our systems, as described in Appendix C. The results show that SPpair and SPrep can provide significantly higher activation rates when compared to SPfull without allowing significant reordering. To validate our theoretical model against the real world, we perform 6 h fuzzing for each of our ten DIMMs (Table 4). We employ the two proposed policies SPpair and SPrep, and for comparison SPnone and SPfull. As the activation rate experiment (Section 6.1) was inconclusive in defining which memory barrier is optimal, we randomize the fence type between MFENCE and LFENCE.

In Figure 6, we show the results of our experiments. We present how many configurations generated at least one effective hammering pattern per vendor, normalized by the number of DIMMs from that vendor. These results describe which configuration is most widely effective for each DRAM vendor. From the data, we observe that fencing is not strictly required, as SPnone found bit flips on all devices from Samsung on both Zen 2 and Zen 3. However, SPpair is the most effective policy on Zen 2 across most devices (75%). The same, but less significantly, applies to Zen 3.

**Observation 5.** For Samsung devices, the scheduling policy SPpair is the most widely applicable (across devices) and most effective (across patterns).

For SK Hynix devices, we can see that SPpair works on all tested devices. We have also found effective patterns with SPnone and SPrep on half of all devices.

**Observation 6.** For SK Hynix devices, choosing SPpair works best across different devices.

Lastly, we have not found any effective hammering pattern for Micron devices using SPnone, which indicates that ordering is essential for these chips. This behavior could be explained by the type of deployed in-DRAM mitigation. Rowhammer mitigations that sample rows with non-uniform probabilities are harder to evade if the accesses are uncontrollably reordered.

**Observation 7.** Preserving ordering in hammer patterns is essential on Micron devices.

As the results show that the best scheduling policy may vary for different devices from the same vendor, we do not incorporate vendor-specific policies in ZENHAMMER.

7 Evaluation

In this section, we compare ZENHAMMER, especially designed for Rowhammer on Zen-based systems, to the baseline established on Intel in Section 4.5. In addition, we assess the impact of our optimizations on the effectiveness of ZENHAMMER and evaluate the exploitability of the discovered bit flips. We first describe our evaluation setup and methodology (Section 7.1) and then present and discuss the results (Section 7.2). We conclude by applying ZENHAMMER on DDR5 devices (Section 7.3).

7.1 Setup and Methodology

For our evaluation, we pick the same previously used DDR4 devices (Sections 4 and 6), covering DRAM chips from all three major DRAM manufacturers, Samsung (S), SK Hynix (H), and Micron (M). For establishing the Intel baseline, we used an Intel Core i7-8700K. The AMD Zen 2 and Zen 3 machines are equipped with the CPUs listed in Table 1. All machines use default UEFI settings and device timings.

In line with previous work [10, 17], we evaluate ZENHAMMER in three stages: (i) fuzzing for 6 h using ZENHAMMER for each configuration (i.e., fence scheduling policy), (ii) determining the best pattern using a minisweep over all effective patterns by moving the pattern over a physically contiguous 4 MiB of memory, and (iii) sweeping the best pattern found over a physically contiguous 256 MiB memory range to assess the device’s vulnerability level and assess the bit flips’ exploitability. We note that our approach does not rely on any DRAM device-specific knowledge as we tested all fence scheduling policies and fence types on each device to determine the optimal per-device configuration (see Section 6).
Table 10. Analysis of the bit flip exploitability found during the sweep over 256 MiB on AMD Zen 2, Zen 3, and Intel Coffee Lake. For each attack, we indicate the number of exploitable bit flips (#Ex.) and average time to find an exploitable bit flip (Time). We mark DIMMs with a single exploitable bit flip by (*). We omit DIMMs without any exploitable bit flips.

7.2 Effectiveness and Exploitability

The results of our evaluation are presented in Table 9. We show for each tested platform (AMD Zen 2 and Zen 3, Intel Coffee Lake) and each DDR4 device, the number of effective patterns found (|\(P^+\)|) and the number of bit flips (|\(F_{\text{fuzz}}\)|) found during fuzzing with the device’s best fence scheduling policy (SP_{opt}) that we used in all three stages. For Intel Coffee Lake, we assumed the scheduling policy SP_{full}, which corresponds to the one used by the original Blacksmith fuzzer.

We also show for the best pattern, the total number of bit flips over the swept 256 MiB of physically contiguous memory (|\(F_{\text{swp}}\)|), which we then use to assess exploitability of three known Rowhammer end-to-end attacks in Table 10.

For the exploitability analysis, we follow prior work [7, 10, 17] and use the Rowhammer attack simulation framework Hammertime [37] to estimate the required time for three previously proposed Rowhammer attacks targeting (i) page table entries (PTE) to craft an arbitrary memory read/write primitive [36], (ii) RSA-2048 keys to break the SSH public-key authentication [34], and (iii) the sudo binary to elevate the privilege to the root user [11]. We use the bit flips we found during the sweep with the best pattern to perform the exploitability analysis.

Results. Our results in Table 9 show that our Zen-based platform optimizations have strongly improved the number of devices we can trigger bit flips on, from 5 and 0 devices before any optimizations (see Table 5) to 7 and 6 devices afterward, for Zen 2 and Zen 3, respectively. The number of effective hammering patterns found further increased drastically, in the best case (\(S_2\)) by roughly six times (from 14 to 97). Moreover, the results on Zen 3, where we had not found any bit flips previously, stress the need for our optimizations to trigger any bit flips on the AMD Zen 3 platform. This shows that the hammering instruction sequence and fence scheduling policy are important when adapting Rowhammer attacks to new platforms.

Nevertheless, we note that there are still strong differences in terms of hammering effectiveness between AMD and Intel. On Intel, four of eight DIMMs have a higher bit flips count in terms of hammering effectiveness between AMD and Intel. Nevertheless, we note that there are still strong differences in terms of hammering effectiveness between AMD and Intel. On Intel, four of eight DIMMs have a higher bit flips count in terms of hammering effectiveness between AMD and Intel.
Table 11. Reverse engineered address mappings and offsets for our Zen 4 (Ryzen 7 7700X) system. All memory configurations are single-channel, single-DIMM, with the tuple indicating the DIMM’s geometry (#subchannels, #ranks, #bank groups, #banks per bank group, #rows).

<table>
<thead>
<tr>
<th>Geometry (SC, RK, BG, BA, R)</th>
<th>Size [GiB]</th>
<th>Offt. [MiB]</th>
<th>DRAM Address Functions</th>
<th>Row Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Subchannel</td>
<td>Rank</td>
<td>Bank Group (BG)</td>
<td>Bank Address (BA)</td>
<td></td>
</tr>
<tr>
<td>(2, 1, 4, 4, 2^{16})</td>
<td>8</td>
<td>0x1ffe08040</td>
<td>n/a</td>
<td>0x088880100, 0x111100200, 0x0a22220400, 0x044440800, 32–17</td>
</tr>
<tr>
<td>(2, 1, 8, 4, 2^{16})</td>
<td>16</td>
<td>0x3ffe0040</td>
<td>n/a</td>
<td>0x042100100, 0x084200200, 0x210840400, 0x210800800, 33–18</td>
</tr>
<tr>
<td>(2, 2, 8, 4, 2^{16})</td>
<td>32</td>
<td>0x7ffe08040</td>
<td>0x000040000</td>
<td>0x084200100, 0x108400200, 0x421080400, 0x421008000, 34–19</td>
</tr>
</tbody>
</table>

Exploitability Analysis. The larger number of bit flips after our optimizations strongly facilitates exploitation, as we show in Table 10. The PTE attack by Seaborn [35] can be exploited in the best case in around one second on both Zen 3 and Coffee Lake. Due to the lower number of exploitable bit flips on Zen 2, we need in the best case six times as long (6 s) as on the two other systems. There is one device (S1) where exploitation is not possible at all on Coffee Lake due to missing bit flips, but on Zen 2 and Zen 3 we can find exploitable bit flips in 9 s and 32 s, respectively. We note that even if the number of bit flips is very low (e.g., 3 bit flips on S3, Zen 3), we were still able to exploit the system in a practical time (23 m 52 s).

The RSA-2048 key attack [34] is on 4 of 5 exploitable devices on average 38 s faster on Zen 3 than on Coffee Lake. Overall, the average time to find an exploitable bit flip is 3 m 52 s, 29 s, and 1 m 6 s for Zen 2, Zen 3, and Coffee Lake, respectively. We note that the device H6 with bit flips only on Zen 2 is not exploitable. Our data shows that even if we find a very low number of patterns only (e.g., 7 pattern for S3), we are still likely to find an exploitable bit flip (2 m 21 s).

Lastly, the sudo binary exploit [11] is the hardest attack as it requires a precise set of bit flips. Given the low number of bit flips on Zen 2, we cannot find any exploitable bit flips for this attack. For the remaining platforms, Zen 3 and Coffee Lake, we find an equal number of exploitable devices (4) and a similar average time to find an exploitable bit flip, 3 m 29 s and 3 m 55 s, respectively, when excluding devices with a single bit flip only. The exploitable devices are those that showed the highest number of bit flips while sweeping on these platforms.

End-to-End Attack’s Practicality. As our exploitability analysis is based on simulation results, we further verified the practicality of the PTE attack by Seaborn and Dullien [36]. Our attack’s implementation is based on the THP coloring technique described in Section 4.4. Moreover, we modified our ZENHAMMER fuzzer to use THPs like it has been done before for n-sided patterns [9]. This means we distribute aggressors across THPs such that aggressor pairs are placed on the same THP and the pattern is spread across multiple THPs. We successfully verified the attack’s feasibility on device S2. Over ten successful attack runs (i.e., obtaining root privileges), we report an average time of 93 seconds for the end-to-end attack once an exploitable bit flip has been found. This includes the time for THP coloring as reported in Section 4.4.

Discussion. These results show that using the techniques we discussed in this paper, ZENHAMMER enables practical Rowhammer exploits on AMD Zen-based platforms for the first time. We also believe that our insights will make it easier to port Rowhammer attacks to newer platforms in the future, such as DDR5 devices, as we will show next.

7.3 ZenHammer on DDR5

As part of our evaluation, we tested whether ZENHAMMER is effective in triggering bit flips on more recent devices (DDR5). We reverse engineered the DRAM address functions of our Zen 4 system (Ryzen 7 7700X) and present the functions in Table 11. As for DDR4, we randomly picked ten DDR5 devices (Table 16 in Appendix D) and repeated the experiment described in Section 6.2 to find the best fence scheduling policy for each device.

We found bit flips on only 1 of 10 tested devices (S1), suggesting that the changes in DDR5 such as improved Rowhammer mitigations, on-die error correction code (ECC), and a higher refresh rate (32 ms) make it harder to trigger bit flips. On S1 with the policy SPNone, we found 109 patterns and 23,110 bit flips during fuzzing. The best pattern triggered 41,995 bit flips during the sweep over 256 MiB of memory. Given the lack of bit flips on 9 of 10 DDR5 devices, more work is needed to better understand the potentially new Rowhammer mitigations and their security guarantees.

8 Related Work

In this section, we discuss differences between DARE and existing tools for reverse engineering DRAM address functions (Section 8.1). Thereafter, we discuss similar and orthogonal approaches used to reverse engineer the DRAM address functions (Section 8.2). Lastly, we summarize previous efforts regarding Rowhammer on pre-Zen AMD systems (Section 8.3).

8.1 Comparison to Existing Tools

In Table 12, we compare our new reverse engineering tool DARE to the open-source tool DRAMA [32] and concurrent work AMDRE [14]. DRAMA was not able to recover the correct DRAM address mappings on our Zen-based systems,
while \textit{AMDRE} could only partially (up to bit 21) recover the Zen 2 functions due to its limitation to 2 MiB THPs.

Our changes enabled us to recover the complete and correct DRAM address mappings in a fast and reliable way. Like \textit{Drama} and \textit{AMDRE}, our tool requires superuser privileges for the virtual-to-physical address translation. However, an attacker could recover the DRAM address mappings offline, i.e., on another system with the same hardware configuration. We now discuss our improvements to the existing work.

\textbf{Reliable Timing.} The timing routine used in \textit{Drama} does not reliably work on AMD Zen-based systems, leading to many outliers. In \textit{AMDRE}, the timing routine works mostly reliably, except for the few occasions where the automatic threshold detection fails. We designed an optimized and more reliable timing routine in Section 4.1.

\textbf{Superpages.} During reverse engineering, we use all available 1 GiB superpages as higher physical address bits (above 1 GiB) are involved in some address mappings. Both \textit{Drama} and \textit{AMDRE} can be configured to use more memory; however, only with 4 KiB pages and 2 MiB THPs, respectively.

\textbf{Pairwise Testing.} We reduce false positives by measuring pairwise latencies for cluster addresses and removing those conflicting with less than 75\% of the cluster, thus creating perfect bank clusters. \textit{AMDRE} uses a similar technique to remove false positives.

\textbf{Address Offsets.} The functions found by \textit{Drama} and \textit{AMDRE} are not valid across the whole physical address space. This is caused by the remapping of physical memory above the 4 GiB mark, which introduces a nonlinearity. \textit{Dare} is the first tool to take this into account by applying a system-specific offset prior to brute forcing the XOR functions.

\textbf{Strict Validation.} \textit{Drama} only requires that candidate functions do not produce the same result across the clusters. Our and \textit{AMDRE}’s condition is stronger, requiring that every function returns the same result on exactly half of all clusters. This condition allows us to filter out many invalid address functions early on during brute forcing the functions.

### 8.2 Comparison to Other Techniques

The approaches used by existing work to reverse engineer the secret DRAM address mappings can be divided into software-based and hardware-based approaches. Software-based approaches generally require side channels, such as bank conflicts. Instead, hardware-based techniques require specialized equipment like a logic analyzer. We compare the existing approaches in Table 13, which we now explain in more detail.

Our comparison considers three categories: requirements, results, and features. For the \textbf{Requirements}, we compare the monetary costs involved (\textit{Cst.}), if any special hardware is needed (\textit{HW}), and if the method relies on a side channel (\textit{SC}). In the \textbf{Results} category, we look at how generic (\textit{Gen.}) the approach is (i.e., if it also works with different memory configurations), the result’s completeness (\textit{Cpl.}) w.r.t. the different DRAM address components, and the result’s precision (i.e., how reliable results are). Lastly, the \textbf{Features} category considers whether the approach can obtain labels for the found functions (\textit{Lbl.}) and analyze the devices’ internal row remapping (\textit{RR}).

Table 13. Comparison of existing software-based (top) and hardware-based (bottom) techniques for recovering DRAM address mappings. Our work uses row buffer conflicts to find the functions and an oscilloscope to verify their validity.

<table>
<thead>
<tr>
<th>Technique</th>
<th>Requirements</th>
<th>Results</th>
<th>Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>\textbf{Oscilloscope} [32]</td>
<td>\textbf{Cst.}</td>
<td>\textbf{HW}</td>
<td>\textbf{SC}</td>
</tr>
<tr>
<td>\textbf{RD buffer conflict} [5, 14, 32, 40, 42, 43]</td>
<td>\textbf{Cst.}</td>
<td>\textbf{HW}</td>
<td>\textbf{SC}</td>
</tr>
<tr>
<td>\textbf{Perf. counters [15]}</td>
<td>\textbf{Cst.}</td>
<td>\textbf{HW}</td>
<td>\textbf{SC}</td>
</tr>
<tr>
<td>\textbf{Logic analyzer [31]}</td>
<td>\textbf{Cst.}</td>
<td>\textbf{HW}</td>
<td>\textbf{SC}</td>
</tr>
<tr>
<td>\textbf{Retention + Temp. [20]}</td>
<td>\textbf{Cst.}</td>
<td>\textbf{HW}</td>
<td>\textbf{SC}</td>
</tr>
</tbody>
</table>

\textbf{Requirements.} Software-based approaches \textbf{1–6} are cost-effective, essentially free. Oscilloscopes \textbf{4} are affordable \textbf{1}, while logic analyzers \textbf{5} are more expensive \textbf{2}. Approach \textbf{6} requires an FPGA and special heating equipment \textbf{3}. Using Rowhammer bit flips as side channel \textbf{2} requires a vulnerable device \textbf{1}, which might be hard to obtain. To the best of our knowledge, only server platforms provide hardware-based performance counters \textbf{5} with DRAM-related data \textbf{1}. Besides Rowhammer bit flips \textbf{2}, other side channels used are row buffer conflicts \textbf{1} and DRAM retention time \textbf{5}.

\textbf{Results.} Oscilloscopes \textbf{4}, logic analyzers \textbf{5}, and Rowhammer \textbf{2} are purely generic \textbf{3} and support any DRAM device configuration. Exploiting row buffer conflicts \textbf{1} may require tweaking timing thresholds in multi-DIMM-channel setups \textbf{1}. Only logic analyzers \textbf{5} can recover all DRAM address components \textbf{3} as the limited number of channels on oscilloscopes \textbf{4} may make data filtering for some address component hard or impossible \textbf{1}. The retention time approach \textbf{5}
cannot recover DRAM address bits requiring multiple DRAM devices \( \mathbb{1} \). The hardware-based approaches \( \mathbb{4–6} \) and performance counters \( \mathbb{3} \) provide high precision \( \mathbb{1} \), whereas row buffer conflicts \( \mathbb{1} \) require a reliable timing function \( \mathbb{1} \). Using Rowhammer itself \( \mathbb{2} \) might be imprecise as mitigations in the memory controller or the devices themselves could disturb the bit flip feedback channel \( \mathbb{1} \).

**Features.** All hardware-based approaches \( \mathbb{4–6} \) provide information to derive labels for DRAM address mappings \( \mathbb{1} \). Depending on the availability, performance counters \( \mathbb{3} \) may have separate counters per bank and/or rank, allowing to derive some labels only \( \mathbb{1} \). Rowhammer bit flips \( \mathbb{2} \) and DRAM retention \( \mathbb{5} \) are the only techniques allowing to reverse the DRAM-internal row remapping \( \mathbb{1} \).

**Relation to Our Work.** Similar to previous work, we rely on the row buffer conflict side channel \( \mathbb{1} \) to reverse engineer the DRAM address mappings. However, as the first work, we take the address offset into account and collect addresses from multiple superpages, enabling us to recover the correct mappings on all Zen-based systems. Furthermore, we use an oscilloscope \( \mathbb{4} \), with the same method as in previous work \( \mathbb{32} \), to physically validate our address mappings.

### 8.3 Rowhammer on AMD

Little attention has been paid to Rowhammer on AMD in the past decade. The original Rowhammer study from 2014 by Kim et al. \( \mathbb{22} \) showed bit flips on Intel and AMD Piledriver. In these older systems, using the same hammering instructions on the two systems was still effective. We demonstrated that this is not the case anymore for modern CPUs.

Later, in 2016, a comparative analysis looked into Rowhammer on Intel (Sandy Bridge, Ivy Bridge, and Haswell) and AMD (Piledriver) platforms. They showed that not only the access rate is much lower on AMD (6.1 M/s compared to 11.6 M/s–12.3 M/s), but also the number of bit flips observed is roughly two orders of magnitude larger for Intel (16.1 kHz–22.9 kHz) than on AMD (59 kHz) \( \mathbb{27} \). Our findings show a lower number of bit flips on AMD Zen 2 compared to Intel systems, even after our optimizations.

### 9 Conclusion

We presented ZenHAMMER, the first successful Rowhammer attacks launched from AMD Zen-based CPUs. To build ZenHAMMER, we needed to overcome a number of challenges including the reverse engineering of the DRAM addressing functions by taking physical address offsets into account, a new mechanism for synchronization with refresh commands, and careful scheduling of flushing and fencing instructions to improve the activation throughput of Rowhammer patterns. ZenHAMMER is capable of flipping bits on 7 and 6 out of our ten DDR4 samples on AMD Zen 2 and 3 respectively, enabling Rowhammer exploits on recent AMD platforms for the first time. We further show Rowhammer bit flips on a DDR5 device for the first time.

**Acknowledgments**

We thank the anonymous reviewers for their feedback. This research was supported by the Swiss National Science Foundation under NCCR Automation, grant agreement 51NF40_180545, by the Swiss State Secretariat for Education, Research and Innovation under contract number MB22.00057 (ERC-StG PROMISE), and by a Microsoft Swiss JRC grant.

**References**

1. PassMark CPU Benchmarks: AMD vs Intel Market Share. URL [https://www.cpubenchmark.net/market_share.html](https://www.cpubenchmark.net/market_share.html).
Appendices

A Equally-sized Bins in XOR Partition

In Section 4.2, we assumed that the result of any XOR function on a bin of addresses returns either a constant value (i.e., 0 or 1) for all addresses or evenly splits the addresses. We prove this assumption in the following.

Claim. Consider an aligned power-of-two range of addresses $A = \{m \cdot 2^n, (m+1) \cdot 2^n - 1\}$ $(m, n \in \mathbb{N})$, a XOR function $f$ which is non-constant on $A$, and the set of addresses $B = \{a \in A \mid f(a) = 0\}$. Partitioning the addresses in $B$ using a different, non-constant XOR function $g$ results in two equally-sized bins where $g$ is constant 0 and constant 1, respectively.

Proof. First, we show that the claim holds for one function $g_1 \neq f$. We construct $g_1$ by extending $f$ to include another previously unused bit in the XOR computation.\(^6\) We note that adding this new bit leads to a different function result for exactly half of all addresses in $B$ (namely, those where that address bit is set). As the function result was previously constant 0 for all $b \in B$, it must now be equally distributed between 0 and 1, satisfying our claim.

Second, we show that we can successively modify $g_1$ to obtain an arbitrary function $g$ without changing the size of the two bins. To do this, we successively add (or remove) a bit to (or from) the XOR computation in $g_1$ until reaching $g$. During each of these steps, the function result will flip for half of all addresses. We note that the addresses where the affected bit is set are always split evenly between the two bins. Thus, the affected addresses are split evenly between the two bins, keeping the size of the two bins equal after each step and satisfying our claim for any function $g$.

B Heatmap of Memory Access Rates

Table 14 shows the same data as Table 7. However, we also show the instruction sequences that were previously excluded due to their throughput either being low ($\leq 100$ ACTs/$t_{REFI}$) or very high, indicating cache hits ($\geq 1000$ ACTs/$t_{REFI}$).

In Table 15, we show the results of the same experiment for the Intel Coffee Lake system.

\(^6\)Alternatively, a bit could be removed from the XOR computation.
Table 14. Heatmap of memory access rates (in ACTs/tREFI) for all tested instruction sequences and varying numbers of accessed rows on the AMD Z3 system. We abbreviate scatter, fence each by “s.f.e.”

<table>
<thead>
<tr>
<th>Access Type</th>
<th>Flushing Strategy</th>
<th>Fence Type</th>
<th>#Rows</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV (load)</td>
<td>gather</td>
<td>M</td>
<td>1</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>gather</td>
<td>L</td>
<td>2</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>gather</td>
<td>S</td>
<td>4</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>—</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>M</td>
<td>32</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>L</td>
<td>162</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>S</td>
<td>154</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>—</td>
<td>159</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>s.f.e.</td>
<td>M</td>
<td>32</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>s.f.e.</td>
<td>L</td>
<td>65</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>s.f.e.</td>
<td>S</td>
<td>41</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>gather</td>
<td>M</td>
<td>24</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>gather</td>
<td>L</td>
<td>49</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>gather</td>
<td>S</td>
<td>80</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>—</td>
<td>490</td>
<td>91</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>scatter</td>
<td>L</td>
<td>80</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>scatter</td>
<td>S</td>
<td>80</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>scatter</td>
<td>—</td>
<td>80</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>s.f.e.</td>
<td>M</td>
<td>49</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>s.f.e.</td>
<td>L</td>
<td>49</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>s.f.e.</td>
<td>S</td>
<td>49</td>
</tr>
<tr>
<td>MOVNTDQA</td>
<td>none</td>
<td>—</td>
<td>15K</td>
</tr>
<tr>
<td>MOVNTI</td>
<td>none</td>
<td>—</td>
<td>15K</td>
</tr>
<tr>
<td>PREFETCHNTA</td>
<td>scatter</td>
<td>—</td>
<td>15K</td>
</tr>
<tr>
<td>VGATHERDD</td>
<td>scatter</td>
<td>—</td>
<td>24</td>
</tr>
</tbody>
</table>

Table 15. Heatmap of memory access rates (in ACTs/tREFI) for all tested instruction sequences and varying numbers of accessed rows on the Intel CL system. We abbreviate scatter, fence each by “s.f.e.”

<table>
<thead>
<tr>
<th>Access Type</th>
<th>Flushing Strategy</th>
<th>Fence Type</th>
<th>#Rows</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV (load)</td>
<td>gather</td>
<td>M</td>
<td>83</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>gather</td>
<td>L</td>
<td>151</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>gather</td>
<td>S</td>
<td>248</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>—</td>
<td>128</td>
<td>138</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>M</td>
<td>83</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>L</td>
<td>151</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>S</td>
<td>186</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>scatter</td>
<td>—</td>
<td>248</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>s.f.e.</td>
<td>M</td>
<td>83</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>s.f.e.</td>
<td>L</td>
<td>156</td>
</tr>
<tr>
<td>MOV (load)</td>
<td>s.f.e.</td>
<td>S</td>
<td>164</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>gather</td>
<td>M</td>
<td>87</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>gather</td>
<td>L</td>
<td>95</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>gather</td>
<td>S</td>
<td>94</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>—</td>
<td>206</td>
<td>137</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>scatter</td>
<td>L</td>
<td>94</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>scatter</td>
<td>S</td>
<td>94</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>scatter</td>
<td>—</td>
<td>94</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>s.f.e.</td>
<td>M</td>
<td>89</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>s.f.e.</td>
<td>L</td>
<td>94</td>
</tr>
<tr>
<td>MOV (store)</td>
<td>s.f.e.</td>
<td>S</td>
<td>94</td>
</tr>
<tr>
<td>MOVNTDQA</td>
<td>none</td>
<td>—</td>
<td>15K</td>
</tr>
<tr>
<td>MOVNTI</td>
<td>none</td>
<td>—</td>
<td>15K</td>
</tr>
<tr>
<td>PREFETCHNTA</td>
<td>scatter</td>
<td>—</td>
<td>15K</td>
</tr>
<tr>
<td>VGATHERDD</td>
<td>scatter</td>
<td>—</td>
<td>24</td>
</tr>
</tbody>
</table>

Figure 7. Activation rates and possible pattern orderings for non-uniform hammering patterns when using different scheduling policies. The data was collected on Z3 using the MFENCE barrier.
C Modelling Fence Scheduling Policies

In this appendix, we first present a theoretical model for the amount of ordering enforced by a scheduling policy (as described in Section 6.2) based on a simple CPU behavior model. We then evaluate the trade-off provided by different scheduling policies by contrasting the amount of ordering provided with the patterns’ hammering speeds.

Computing Pattern Permutations To analyze the amount of ordering provided by a scheduling policy, we use a model for the processor’s memory subsystem which assumes that (a) load requests cannot be reordered around memory barriers, as guaranteed by M/LFENCE [4], and (b) all load requests are served by DRAM, including consecutive ones to the same cache line with flushing in between accesses (Obs. 4). Using this model, we can compute the number of theoretically possible orderings of a hammering pattern.

We assume that patterns are always ordered at their beginning and their end, and we compute the number of permutations for each interval (delineated by memory barriers) individually. For a multiset $M$, containing $l$ different elements with multiplicities $m_1, m_2, \ldots, m_l$, the number of permutations is given by the multinomial coefficient $\binom{m}{m_1 m_2 \ldots m_l} = \frac{m!}{m_1! m_2! \ldots m_l!}$. To obtain the total number of all permutations, we multiply the numbers for the different intervals.

In practice, it is highly unlikely that memory accesses are reordered over large distances, even if theoretically possible based on ordering semantics. However, as the realistic extent of reordering is unknown, we use this simpler model.

Example. To illustrate, we use an example non-uniform pattern $[a_1, a_2, a_1, a_2, a_3, a_4]$ where fences are shown using vertical bars. The number of possible orderings is computed as $\binom{6}{2,2,1,1} = \frac{6!}{2!2!1!1!} = 180$. When inserting another fence after the fourth access (corresponding to $SP_{pair}$), we get the pattern $[a_1, a_2, a_1, a_2, a_3, a_4]$ with $\binom{4}{2,2,1,1} \cdot \binom{1}{1} = 12$ possible orderings. By inserting a single memory barrier in the middle of the patterns, the number of possible orderings has been reduced drastically.

Ordering vs. Hammering Speed. To explore the trade-off provided by our scheduling policies, we contrast the provided ordering and hammering speeds of 15 K random non-uniform patterns. We implement all proposed scheduling policies (see Table 8) in our fuzzer, hammer the generated patterns using the different policies, and record their activation rates. We then compute the number of pattern permutations using the theoretical model introduced above.\(^7\)

We plot the results for $Z_3$ in Figure 7, where we show, for each policy and each generated pattern, the hammering speed ($x$-axis) and the number of possible orderings ($y$-axis). We omit the similar results from $Z_+$, where we also ran this experiment.

\(^7\)To account for different pattern lengths ($L$), we use the normalized ordering metric $N := \frac{L}{N}$, where $N$ is the number of possible orderings.

Observations. As expected, the scheduling policies differ significantly in the trade-off they provide. $SP_{none}$ provides very high activation rates, as it allows the most reordering. On the contrary, $SP_{full}$ allows zero reordering at the expense of low activation rates (of 37 ACTs/REFI on average). The pattern-aware policies show two different types of distributions. For $SP_{BP}$ and $SP_{BP2}$, the distributions are somewhat similar to $SP_{none}$, albeit without the very fast outliers. On the other hand, $SP_{pair}$ and $SP_{rep}$ provide ordering that is nearly as strict as $SP_{full}$, while allowing faster hammering when compared to the latter, with average activation rates increased by 51 % ($SP_{pair}$) and 39 % ($SP_{full}$) respectively.

Based on these results, we believe $SP_{pair}$ and $SP_{rep}$ could be well suited to reduce the amount of fencing without significantly impacting a pattern’s ordering.

D Analyzed DDR5 Devices

In Table 16, we present the list of ten randomly chosen DDR5 UDIMMs covering all three major manufacturers, i.e., Samsung, SK Hynix, and Micron. We report each device’s production date, speed, size, and DRAM geometry.

Table 16. DDR5 UDIMMs used in the evaluation of our AMD Zen-optimized Rowhammer fuzzer. We abbreviate the DRAM vendors Samsung (S), SK Hynix (H), and Micron (M). We report for each device, the number of subchannels (SC), ranks (RK), bank groups (BG), banks per bank group (BA), and rows (R).

<table>
<thead>
<tr>
<th>ID</th>
<th>Production Date</th>
<th>Freq. [MHz]</th>
<th>Size [GiB]</th>
<th>DIMM Geometry (SC,RK,BG,BA,R)</th>
</tr>
</thead>
<tbody>
<tr>
<td>S0</td>
<td>Q4-2021</td>
<td>4800</td>
<td>8</td>
<td>(2, 1, 4, 4, 2(^{16}))</td>
</tr>
<tr>
<td>S1</td>
<td>Q4-2021</td>
<td>4800</td>
<td>16</td>
<td>(2, 1, 4, 4, 2(^{16}))</td>
</tr>
<tr>
<td>S2</td>
<td>Q4-2021</td>
<td>5600</td>
<td>8</td>
<td>(2, 1, 4, 4, 2(^{16}))</td>
</tr>
<tr>
<td>S3</td>
<td>Q4-2021</td>
<td>4800</td>
<td>8</td>
<td>(2, 1, 4, 4, 2(^{16}))</td>
</tr>
<tr>
<td>H0</td>
<td>Q4-2021</td>
<td>4800</td>
<td>8</td>
<td>(2, 1, 4, 4, 2(^{16}))</td>
</tr>
<tr>
<td>M0</td>
<td>Q4-2021</td>
<td>4800</td>
<td>16</td>
<td>(2, 1, 8, 4, 2(^{16}))</td>
</tr>
<tr>
<td>M1</td>
<td>Q4-2021</td>
<td>4800</td>
<td>16</td>
<td>(2, 1, 8, 4, 2(^{16}))</td>
</tr>
<tr>
<td>M2</td>
<td>Q4-2021</td>
<td>4800</td>
<td>16</td>
<td>(2, 1, 8, 4, 2(^{16}))</td>
</tr>
<tr>
<td>M3</td>
<td>Q4-2021</td>
<td>4800</td>
<td>16</td>
<td>(2, 1, 8, 4, 2(^{16}))</td>
</tr>
<tr>
<td>M4</td>
<td>Q4-2021</td>
<td>4800</td>
<td>16</td>
<td>(2, 1, 8, 4, 2(^{16}))</td>
</tr>
</tbody>
</table>