

Effectively Scheduling Computational Graphs of Deep Neural Networks toward Their Domain-Specific Accelerators

Jie Zhao¹ Siyuan Feng² Xiaoqiang Dan³

Fei Liu³ Chengke Wang³ Sheng Yuan³ Wenyuan Lv³ Qikai Xie³

¹Information Engineering University, Zhengzhou

²Shanghai Jiao Tong University, Shanghai

³Stream Computing Inc., Hangzhou

The 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI'23)

July 12, 2023, Boston, MA, USA

Outline


- 1 Introduction
- 2 Overview
- 3 Schedule Sub-graph Instances
- 4 Generate Kernels for Sub-graph Instances
- 5 Experimental Results
- 6 Conclusion

A Deep Neural Network (DNN) DSA Abstraction

- Moore's Law $\downarrow \rightsquigarrow$ Domain-specific Architecture (DSA) \uparrow


A Deep Neural Network (DNN) DSA Abstraction

- Moore's Law $\downarrow \rightsquigarrow$ Domain-specific Architecture (DSA) \uparrow
- A DSA Abstraction has formed after several years of investigations



A Deep Neural Network (DNN) DSA Abstraction


- Moore's Law $\downarrow \rightsquigarrow$ Domain-specific Architecture (DSA) \uparrow
- A DSA Abstraction has formed after several years of investigations



Goya	$\left\{ \begin{array}{l} d \leftarrow 1; c \leftarrow 9; u \leftarrow 1 \\ LB \leftarrow \text{Local Memory or N/A} \\ GB \leftarrow \text{Shared Memory} \\ CU_1 \leftarrow \text{GEMM engine/TPC} \end{array} \right.$
Ascend	$\left\{ \begin{array}{l} d \leftarrow 1; c \leftarrow 8; u \leftarrow 3 \\ LB \leftarrow \text{Unified/L1 Buffer} \\ GB \leftarrow \text{on-chip Buffer} \\ CU_1 \leftarrow \text{scalar unit} \\ CU_2 \leftarrow \text{vector unit} \\ CU_3 \leftarrow \text{cube unit} \end{array} \right.$
IPU	$\left\{ \begin{array}{l} d \leftarrow 2; c \leftarrow 1216; u \leftarrow 1 \\ LB \leftarrow \text{Local Memory} \\ GB \leftarrow \text{N/A} \\ CU_1 \leftarrow \text{core} \end{array} \right.$

A Deep Neural Network (DNN) DSA Abstraction

- Moore's Law $\downarrow \rightsquigarrow$ Domain-specific Architecture (DSA) \uparrow
- A DSA Abstraction has formed after several years of investigations




- Goya $\left\{ \begin{array}{l} d \leftarrow 1; c \leftarrow 9; u \leftarrow 1 \\ LB \leftarrow \text{Local Memory or N/A} \\ GB \leftarrow \text{Shared Memory} \\ CU_1 \leftarrow \text{GEMM engine/TPC} \end{array} \right.$
- Ascend $\left\{ \begin{array}{l} d \leftarrow 1; c \leftarrow 8; u \leftarrow 3 \\ LB \leftarrow \text{Unified/L1 Buffer} \\ GB \leftarrow \text{on-chip Buffer} \\ CU_1 \leftarrow \text{scalar unit} \\ CU_2 \leftarrow \text{vector unit} \\ CU_3 \leftarrow \text{cube unit} \end{array} \right.$
- IPU $\left\{ \begin{array}{l} d \leftarrow 2; c \leftarrow 1216; u \leftarrow 1 \\ LB \leftarrow \text{Local Memory} \\ GB \leftarrow \text{N/A} \\ CU_1 \leftarrow \text{core} \end{array} \right.$

- Scheduling DNNs for this DSA abstraction is thus important!

A Deep Neural Network (DNN) DSA Abstraction


- Moore's Law $\downarrow \rightsquigarrow$ Domain-specific Architecture (DSA) \uparrow
- A DSA Abstraction has formed after several years of investigations



Goya	$\left\{ \begin{array}{l} d \leftarrow 1; c \leftarrow 9; u \leftarrow 1 \\ LB \leftarrow \text{Local Memory or N/A} \\ GB \leftarrow \text{Shared Memory} \\ CU_1 \leftarrow \text{GEMM engine/TPC} \end{array} \right.$
Ascend	$\left\{ \begin{array}{l} d \leftarrow 1; c \leftarrow 8; u \leftarrow 3 \\ LB \leftarrow \text{Unified/L1 Buffer} \\ GB \leftarrow \text{on-chip Buffer} \\ CU_1 \leftarrow \text{scalar unit} \\ CU_2 \leftarrow \text{vector unit} \\ CU_3 \leftarrow \text{cube unit} \end{array} \right.$
IPU	$\left\{ \begin{array}{l} d \leftarrow 2; c \leftarrow 1216; u \leftarrow 1 \\ LB \leftarrow \text{Local Memory} \\ GB \leftarrow \text{N/A} \\ CU_1 \leftarrow \text{core} \end{array} \right.$


- Scheduling DNNs for this DSA abstraction is thus important!
- But existing approaches cannot fully exploit its computing power...

Limitations of Prior Work




- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
- block: a layer or a group of layers used recursively
- stage: a logical, high-level abstraction used in a computational graph

Limitations of Prior Work




- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
 - block: a layer or a group of layers used recursively
 - stage: a logical, high-level abstraction used in a computational graph
- Prior work groups nodes by obscuring hardware architectures, producing more kernels and requiring more in-between, off-core data movements;

Limitations of Prior Work



- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
 - block: a layer or a group of layers used recursively
 - stage: a logical, high-level abstraction used in a computational graph
- Prior work groups nodes by obscuring hardware architectures, producing more kernels and requiring more in-between, off-core data movements;
 - Grouping nodes within a layer generates fine-grained sub-graphs, missing the across-layer instruction scheduling opportunities;


Limitations of Prior Work



- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
 - block: a layer or a group of layers used recursively
 - stage: a logical, high-level abstraction used in a computational graph
- Prior work groups nodes by obscuring hardware architectures, producing more kernels and requiring more in-between, off-core data movements;
 - Grouping nodes within a layer generates fine-grained sub-graphs, missing the across-layer instruction scheduling opportunities;
 - Prior work did not expose/exploit the imbalanced memory usage distribution^[1], under-utilizing the faster local memory.


[1] Ji Lin et al. "Memory-efficient Patch-based Inference for Tiny Deep Learning". *NeurIPS*, vol. 34, 2021, pp=1+13.

Our Solution




- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
- block: a layer or a group of layers used recursively
- stage: a logical, high-level abstraction used in a computational graph

Our Solution




- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
 - block: a layer or a group of layers used recursively
 - stage: a logical, high-level abstraction used in a computational graph
- Construct coarser-grained sub-graphs, generating larger kernels and covering data movements from off-core to on-core;

Our Solution




- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
 - block: a layer or a group of layers used recursively
 - stage: a logical, high-level abstraction used in a computational graph
- Construct coarser-grained sub-graphs, generating larger kernels and covering data movements from off-core to on-core;
 - Sub-graphs should cover layers or blocks, better hiding memory latency and exploiting the parallelism across CUs;

Our Solution



- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
 - block: a layer or a group of layers used recursively
 - stage: a logical, high-level abstraction used in a computational graph
- Construct coarser-grained sub-graphs, **generating larger kernels and covering data movements from off-core to on-core**;
 - Sub-graphs should cover layers or blocks, **better hiding memory latency and exploiting the parallelism across CUs**;
 - Consider the internal relations between coarser-grained sub-graphs, **better utilizing the faster local memory**.

Our Solution




- layer: nodes connected in a straight line, with at most one containing parameters learner using gradients of loss.
 - block: a layer or a group of layers used recursively
 - stage: a logical, high-level abstraction used in a computational graph
- Construct coarser-grained sub-graphs, **generating larger kernels and covering data movements from off-core to on-core**;
 - Sub-graphs should cover layers or blocks, **better hiding memory latency and exploiting the parallelism across CUs**;
 - Consider the internal relations between coarser-grained sub-graphs, **better utilizing the faster local memory**.
 - These solutions form our new scheduler for DSA – GraphTurbo.

Core Idea of GraphTurbo

- maximally preserve the input tensors in LB to convert as many off-core data movements as possible into on-core data exchanges.

Core Idea of GraphTurbo


- maximally preserve the input tensors in LB to convert as many off-core data movements as possible into on-core data exchanges.



- Each cluster processes 8 images; each stage reduces an image by half.

Core Idea of GraphTurbo


- maximally preserve the input tensors in LB to convert as many off-core data movements as possible into on-core data exchanges.



- Each cluster processes 8 images; each stage reduces an image by half.
- Construct larger sub-graph for each stage.

Core Idea of GraphTurbo


- maximally preserve the input tensors in LB to convert as many off-core data movements as possible into on-core data exchanges.



- Each cluster processes 8 images; each stage reduces an image by half.
- Construct larger sub-graph for each stage.
- Split each sub-graph into 8, 4, 2, and 1 instance(s), respectively.

Core Idea of GraphTurbo


- maximally preserve the input tensors in LB to convert as many off-core data movements as possible into on-core data exchanges.



- Each cluster processes 8 images; each stage reduces an image by half.
- Construct larger sub-graph for each stage.
- Split each sub-graph into 8, 4, 2, and 1 instance(s), respectively.
- Schedule sub-graph instances in this order.

Core Idea of GraphTurbo

- maximally preserve the input tensors in LB to convert as many off-core data movements as possible into on-core data exchanges.



- Each cluster processes 8 images; each stage reduces an image by half.
- Construct larger sub-graph for each stage.
- Split each sub-graph into 8, 4, 2, and 1 instance(s), respectively.
- Schedule sub-graph instances in this order.
- Saturate LB while exploiting the parallelism across cores.

Collect Splitting Information

Algorithm 1: Compute SplitInfo

```
1 SplitInfo  $\leftarrow \emptyset$ ;  
2 foreach  $d$  in  $[1, \dots, \text{depth} \leftarrow \text{dimof}(\text{output of SG})]$  do  
3    $n_d \leftarrow 0$ ;  $\text{split}_d \leftarrow 0$ ;  $f_d \leftarrow \infty$ ;  
4   foreach  $v$  in  $[1, 2, 4, 8, 9, \dots, \text{size}_{\text{output}}^{(d)}]$  do  
5     if  $\lceil \frac{\text{peak}}{v} \rceil \leq \text{sizeof}(\text{LB})$  then  
6        $n_d \leftarrow n_d + 1$ ;  $\text{split}_d \leftarrow 1$ ;  $f_d \leftarrow v$ ; break;  
7   foreach  $t$  in intermediates do  
8     if  $\text{split}_d = 1$  then  
9        $n_d \leftarrow n_d + \text{num\_of\_op}(t)$ ;  
10      if  $\text{match\_dim}(t, d)$  and  $\text{size}_t^{(d)} \% f_d = 0$  then  
11        SplitInfo  $\leftarrow \text{SplitInfo} \cup \{(\text{split}_d, n_d, f_d, d)\}$ ;
```

Collect Splitting Information

Algorithm 1: Compute SplitInfo

```
1 SplitInfo  $\leftarrow \emptyset$ ;  
2 foreach  $d$  in  $[1, \dots, \text{depth} \leftarrow \text{dimof}(\text{output of SG})]$  do  
3    $n_d \leftarrow 0$ ;  $\text{split}_d \leftarrow 0$ ;  $f_d \leftarrow \infty$ ;  
4   foreach  $v$  in  $[1, 2, 4, 8, 9, \dots, \text{size}_{\text{output}}^{(d)}]$  do  
5     if  $\lceil \frac{\text{peak}}{v} \rceil \leq \text{sizeof}(\text{LB})$  then  
6        $n_d \leftarrow n_d + 1$ ;  $\text{split}_d \leftarrow 1$ ;  $f_d \leftarrow v$ ; break;  
7   foreach  $t$  in intermediates do  
8     if  $\text{split}_d = 1$  then  
9        $n_d \leftarrow n_d + \text{num\_of\_op}(t)$ ;  
10      if  $\text{match\_dim}(t, d)$  and  $\text{size}_t^{(d)} \% f_d = 0$  then  
11        SplitInfo  $\leftarrow \text{SplitInfo} \cup \{(\text{split}_d, n_d, f_d, d)\}$ ;
```

- Collect hardware information for constructing larger sub-graphs.
- SplitInfo includes split loop dimension, factor, etc.

Collect Splitting Information

Algorithm 1: Compute SplitInfo

```
1 SplitInfo  $\leftarrow \emptyset$ ;  
2 foreach  $d$  in  $[1, \dots, \text{depth} \leftarrow \text{dimof}(\text{output of } SG)]$  do  
3    $n_d \leftarrow 0$ ;  $\text{split}_d \leftarrow 0$ ;  $f_d \leftarrow \infty$ ;  
4   foreach  $v$  in  $[1, 2, 4, 8, 9, \dots, \text{size}_{\text{output}}^{(d)}]$  do  
5     if  $\lceil \frac{\text{peak}}{v} \rceil \leq \text{sizeof}(\text{LB})$  then  
6        $n_d \leftarrow n_d + 1$ ;  $\text{split}_d \leftarrow 1$ ;  $f_d \leftarrow v$ ; break;  
7   foreach  $t$  in  $\text{intermediates}$  do  
8     if  $\text{split}_d = 1$  then  
9        $n_d \leftarrow n_d + \text{num\_of\_op}(t)$ ;  
10      if  $\text{match\_dim}(t, d)$  and  $\text{size}_t^{(d)} \% f_d = 0$  then  
11        SplitInfo  $\leftarrow \text{SplitInfo} \cup \{(\text{split}_d, n_d, f_d, d)\}$ ;
```

- Collect hardware information for constructing larger sub-graphs.
- SplitInfo includes split loop dimension, factor, etc.
- Each sub-graph SG is initialized by an op .
- Each op include only one output tensor and multiple input tensors.

Collect Splitting Information

Algorithm 1: Compute SplitInfo

```
1 SplitInfo  $\leftarrow \emptyset$ ;  
2 foreach  $d$  in  $[1, \dots, \text{depth} \leftarrow \text{dimof}(\text{output of } SG)]$  do  
3    $n_d \leftarrow 0$ ;  $\text{split}_d \leftarrow 0$ ;  $f_d \leftarrow \infty$ ;  
4   foreach  $v$  in  $[1, 2, 4, 8, 9, \dots, \text{size}_{\text{output}}^{(d)}]$  do  
5     if  $\lceil \frac{\text{peak}}{v} \rceil \leq \text{sizeof}(\text{LB})$  then  
6        $n_d \leftarrow n_d + 1$ ;  $\text{split}_d \leftarrow 1$ ;  $f_d \leftarrow v$ ; break;  
7   foreach  $t$  in intermediates do  
8     if  $\text{split}_d = 1$  then  
9        $n_d \leftarrow n_d + \text{num\_of\_op}(t)$ ;  
10      if  $\text{match\_dim}(t, d)$  and  $\text{size}_t^{(d)} \% f_d = 0$  then  
11        SplitInfo  $\leftarrow \text{SplitInfo} \cup \{(split_d, n_d, f_d, d)\}$ ;
```

- Collect hardware information for constructing larger sub-graphs.
- SplitInfo includes split loop dimension, factor, etc.
- Each sub-graph SG is initialized by an op .
- Each op include only one output tensor and multiple input tensors.
- Compute SplitInfo for the output and propagate it to inputs.

Collect Splitting Information

Algorithm 1: Compute SplitInfo

```
1 SplitInfo  $\leftarrow \emptyset$ ;  
2 foreach  $d$  in  $[1, \dots, \text{depth} \leftarrow \text{dimof}(\text{output of } SG)]$  do  
3    $n_d \leftarrow 0$ ;  $\text{split}_d \leftarrow 0$ ;  $f_d \leftarrow \infty$ ;  
4   foreach  $v$  in  $[1, 2, 4, 8, 9, \dots, \text{size}_{\text{output}}^{(d)}]$  do  
5     if  $\lceil \frac{\text{peak}}{v} \rceil \leq \text{sizeof}(\text{LB})$  then  
6        $n_d \leftarrow n_d + 1$ ;  $\text{split}_d \leftarrow 1$ ;  $f_d \leftarrow v$ ; break;  
7   foreach  $t$  in  $\text{intermediates}$  do  
8     if  $\text{split}_d = 1$  then  
9        $n_d \leftarrow n_d + \text{num\_of\_op}(t)$ ;  
10      if  $\text{match\_dim}(t, d)$  and  $\text{size}_t^{(d)} \% f_d = 0$  then  
11      | SplitInfo  $\leftarrow \text{SplitInfo} \cup \{(split_d, n_d, f_d, d)\}$ ;
```

- Collect hardware information for constructing larger sub-graphs.
- SplitInfo includes split loop dimension, factor, etc.
- Each sub-graph SG is initialized by an op .
- Each op include only one output tensor and multiple input tensors.
- Compute SplitInfo for the output and propagate it to inputs.
- Define three metrics, and use

$$\text{lexmax}_{\forall d \in \text{SplitInfo}} (n_d, -f_d, -d)$$

to select the a loop dimension of a tensor to be split.

Group Sub-graphs with the aid of SplitInfo

Algorithm 2: Group sub-graphs

```
1  $SG[1, \dots, g] \leftarrow \text{topological\_order}(G); b \leftarrow g;$ 
2 foreach  $i$  in  $[1, \dots, g]$  do
3    $\text{SplitInfo}[i] \leftarrow \text{Algo.1}(SG[i]);$ 
4    $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
5 repeat
6    $\{G, s\} \leftarrow \text{straight\_merge}(SG[1, \dots, b], \text{SplitInfo}[1, \dots, b]);$ 
7   foreach  $i$  in  $[1, \dots, s]$  do
8      $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
9    $\{G, d\} \leftarrow \text{diamond\_merge}(SG[1, \dots, s], \text{SplitInfo}[1, \dots, s]);$ 
10  foreach  $i$  in  $[1, \dots, d]$  do
11     $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
12   $\{G, b\} \leftarrow \text{branch\_merge}(SG[1, \dots, d], \text{SplitInfo}[1, \dots, d]);$ 
13  foreach  $i$  in  $[1, \dots, b]$  do
14     $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
15 until  $s, d$  and  $b$  all do not decrease;
```

Group Sub-graphs with the aid of SplitInfo

Algorithm 2: Group sub-graphs

```
1  $SG[1, \dots, g] \leftarrow \text{topological\_order}(G); b \leftarrow g;$ 
2 foreach  $i$  in  $[1, \dots, g]$  do
3   |  $\text{SplitInfo}[i] \leftarrow \text{Algo.1}(SG[i]);$ 
4   |  $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
5 repeat
6   |  $\{G, s\} \leftarrow \text{straight\_merge}(SG[1, \dots, b], \text{SplitInfo}[1, \dots, b]);$ 
7   | foreach  $i$  in  $[1, \dots, s]$  do
8     |  $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
9   |  $\{G, d\} \leftarrow \text{diamond\_merge}(SG[1, \dots, s], \text{SplitInfo}[1, \dots, s]);$ 
10  | foreach  $i$  in  $[1, \dots, d]$  do
11    |  $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
12  |  $\{G, b\} \leftarrow \text{branch\_merge}(SG[1, \dots, d], \text{SplitInfo}[1, \dots, d]);$ 
13  | foreach  $i$  in  $[1, \dots, b]$  do
14    |  $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
15 until  $s, d$  and  $b$  all do not decrease;
```




- Sort a graph G in a topological order, each node denoting an SG .

Group Sub-graphs with the aid of SplitInfo


Algorithm 2: Group sub-graphs

```
1  $SG[1, \dots, g] \leftarrow \text{topological\_order}(G); b \leftarrow g;$ 
2 foreach  $i$  in  $[1, \dots, g]$  do
3    $\text{SplitInfo}[i] \leftarrow \text{Algo.1}(SG[i]);$ 
4    $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
5 repeat
6    $\{G, s\} \leftarrow \text{straight\_merge}(SG[1, \dots, b], \text{SplitInfo}[1, \dots, b]);$ 
7   foreach  $i$  in  $[1, \dots, s]$  do
8      $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
9    $\{G, d\} \leftarrow \text{diamond\_merge}(SG[1, \dots, s], \text{SplitInfo}[1, \dots, s]);$ 
10  foreach  $i$  in  $[1, \dots, d]$  do
11     $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
12   $\{G, b\} \leftarrow \text{branch\_merge}(SG[1, \dots, d], \text{SplitInfo}[1, \dots, d]);$ 
13  foreach  $i$  in  $[1, \dots, b]$  do
14     $\text{BestSplit}[i] \leftarrow \text{Eq. (1)}(SG[i], \text{SplitInfo}[i]);$ 
15 until  $s, d$  and  $b$  all do not decrease;
```


- Sort a graph G in a topological order, each node denoting an SG .
- Group SG by repeatedly considering three patterns



Order Sub-graph Instances




Order Sub-graph Instances



- GraphTurbo uses either a BFS heuristic to order these sub-graph instances,



Order Sub-graph Instances



Algorithm 3: Schedule Sub-graph Instances

```
1 visit ← get_subgraph_instances(G);  
2 while visit ≠ ∅ do  
3   foreach indegree(SGI) = 0 in visit do  
4     ready ← ready.push(SGI); visit ← visit \ SGI;  
5     while ready ≠ ∅ do  
6       p ← sizeof(ready);  
7       while indegree(SGIp) ≠ 0 do  
8         p ← p - 1;  
9         order ← order.push(SGIp); ready ← ready \ SGIp;  
10      foreach SGI in visit and ready do  
11        if SGIp is a producer of SGI then  
12          remove_producer(SGI, SGIp);  
13          indegree(SGI) ← indegree(SGI) - 1;  
14          ready ← ready.push(SGI); visit ← visit \ SGI;
```


- GraphTurbo uses either a BFS heuristic to order these sub-graph instances,



- or a DFS heuristic, which simplifies the algorithmic design.



Order Sub-graph Instances



Algorithm 3: Schedule Sub-graph Instances

```
1  $visit \leftarrow \text{get\_subgraph\_instances}(G)$ ;  
2 while  $visit \neq \emptyset$  do  
3   foreach  $\text{indegree}(SGI) = 0$  in  $visit$  do  
4      $ready \leftarrow ready.\text{push}(SGI)$ ;  $visit \leftarrow visit \setminus SGI$ ;  
5     while  $ready \neq \emptyset$  do  
6        $p \leftarrow \text{sizeof}(ready)$ ;  
7       while  $\text{indegree}(SGI_p) \neq 0$  do  
8          $p \leftarrow p - 1$ ;  
9        $order \leftarrow order.\text{push}(SGI_p)$ ;  $ready \leftarrow ready \setminus SGI_p$ ;  
10      foreach  $SGI$  in  $visit$  and  $ready$  do  
11        if  $SGI_p$  is a producer of  $SGI$  then  
12           $\text{remove\_producer}(SGI, SGI_p)$ ;  
13           $\text{indegree}(SGI) \leftarrow \text{indegree}(SGI) - 1$ ;  
14           $ready \leftarrow ready.\text{push}(SGI)$ ;  $visit \leftarrow visit \setminus SGI$ ;
```

- GraphTurbo uses either a BFS heuristic to order these sub-graph instances,



- or a DFS heuristic, which simplifies the algorithmic design.



- An ILP-based heuristic is under construction and will be released soon.

Infer Core Binding and Buffer Scopes

Algorithm 4: Infer Core Binding and Buffer Scopes

```
1 visit ← DFS_visit_reverse_order(O); size ← sizeof(visit);
2 bind[1, ..., size] ← {}; scope[1, ..., size] ← {LB};
3 foreach i in [1, ..., size] do
4   if bind[i] = [] or scope[i] ≠ LB then
5     bind[i] ← plain_binding (output of visit[i]);
6     if infer_binding (bind[i] = [] or is invalid) then
7       continue;
8     foreach producer[j] in visit do
9       if bind[j] = [] then
10        bind[j] ← infer_binding (bind[i]);
11        else if bind[j] ≠ infer_binding (bind[i]) then
12          scope[j] ← GB;
13        else
14          continue;
15   else
16     bind[i] ← update_binding (bind[i] uses more cores than
        plain_binding (output of visit[i]) ? update_binding
        (bind[i]) : plain_binding (output of visit[i]);
```

Infer Core Binding and Buffer Scopes


Algorithm 4: Infer Core Binding and Buffer Scopes

```
1  $visit \leftarrow \text{DFS\_visit\_reverse\_order}(O); size \leftarrow \text{sizeof}(visit);$ 
2  $bind[1, \dots, size] \leftarrow \{\emptyset\}; scope[1, \dots, size] \leftarrow \{LB\};$ 
3 foreach  $i$  in  $[1, \dots, size]$  do
4   if  $bind[i] = \emptyset$  or  $scope[i] \neq LB$  then
5      $bind[i] \leftarrow \text{plain\_binding}$  (output of  $visit[i]$ );
6     if  $\text{infer\_binding}(bind[i]) = \emptyset$  or is invalid then
7       continue;
8     foreach  $producer[j]$  in  $visit$  do
9       if  $bind[j] = \emptyset$  then
10          $bind[j] \leftarrow \text{infer\_binding}(bind[i]);$ 
11       else if  $bind[j] \neq \text{infer\_binding}(bind[i])$  then
12          $scope[j] \leftarrow GB;$ 
13       else
14         continue;
15   else
16      $bind[i] \leftarrow \text{update\_binding}(bind[i])$  uses more cores than
        $\text{plain\_binding}$  (output of  $visit[i]$ ) ?  $\text{update\_binding}$ 
       ( $bind[i]$ ) :  $\text{plain\_binding}$  (output of  $visit[i]$ );
```

- Visit the scheduling result of sub-graph instances in a reverse order.
- Either initialize binding information using a plain strategy and the buffer scope using LB,
- or infer the binding strategy from the output tensor.
- A better strategy is selected if both inferred and initialized binding information exist.


Concatenate the Outputs of Sub-graph Instances

- Detect fine-grained dependencies between sub-graph instances and introduce a lightweight concatenation *op* when necessary.



Concatenate the Outputs of Sub-graph Instances


- Detect fine-grained dependencies between sub-graph instances and introduce a lightweight concatenation *op* when necessary.



- Insert additional *ops*, e.g., *copy*, *redistribute*, for moving data across the memory hierarchy if the binding strategies and memory scopes of a concatenation *op* are different from each other.

Concatenate the Outputs of Sub-graph Instances


- Detect fine-grained dependencies between sub-graph instances and introduce a lightweight concatenation *op* when necessary.






- Insert additional *ops*, e.g., *copy*, *redistribute*, for moving data across the memory hierarchy if the binding strategies and memory scopes of a concatenation *op* are different from each other.
- How the approach is generalised to handle a sub-graph of multiple output tensors and other cases is discussed in the paper.

Loop Fusion within Layers

- Generate one kernel for a sub-graph instance by expanding it as




buffer stitching is performed between the components connected by 
loop fusion is performed between the components connected by 

 an *op* that can be expressed using loop nests of arithmetic operations

Loop Fusion within Layers

- Generate one kernel for a sub-graph instance by expanding it as




buffer stitching is performed between the components connected by

loop fusion is performed between the components connected by



an *op* that can be expressed using loop nests of arithmetic operations


- Perform loop fusion within each layer



anchor *op* to perform fusion and tiling

Buffer Stitching across Layers/Blocks

- Remain the outputs of a layer in LB, e.g., `res_1/1`, instead of spilling it to slower global memory
- Consider both compute- and memory-intensive *ops*.




Memory Allocation and Reuse


- Release the space consumed by an output tensor as early as possible.

Memory Allocation and Reuse


- Release the space consumed by an output tensor as early as possible.
- The space with the longest liveness across multiple computation tasks is first spilled in case LB cannot hold all tensors.




Execute ct_1 .



Execute ct_4 .




Execute ct_5 .



Execute ct_7 .


Across-layer Instruction Scheduling

- Weight tensors can be promoted as early as possible.




Across-layer Instruction Scheduling

- Weight tensors can be promoted as early as possible.




- The latency of these promotion statements behind computation tasks.




Across-layer Instruction Scheduling

- Weight tensors can be promoted as early as possible.




- The latency of these promotion statements behind computation tasks.



- Enable across-layer memory latency hiding.

Environments and Setup

- The experiment platform is STCP920^[1]




$d \leftarrow 4; c \leftarrow 8; u \leftarrow 3$
 $LB \leftarrow 64 \text{ KB L1}$
 $GB \leftarrow 8\text{MB last local buffer (LLB)}$
 $CU_1 \leftarrow \text{vector core}; CU_2 \leftarrow \text{VME}; CU_3 \leftarrow \text{MME}$

^[1]Rongkai Zhan et al. "NeuralScale: A RISC-V Based Neural Processor Boosting AI Inference in Clouds". *Fifth Workshop on Computer Architecture Research with RISC-V. CARRV. Virtual, 2021.*

Environments and Setup

- The experiment platform is STCP920^[1]



$d \leftarrow 4; c \leftarrow 8; u \leftarrow 3$
 $LB \leftarrow 64 \text{ KB L1}$
 $GB \leftarrow 8\text{MB last local buffer (LLB)}$
 $CU_1 \leftarrow \text{vector core}; CU_2 \leftarrow \text{VME}; CU_3 \leftarrow \text{MME}$

- DNN models: ResNet-50 v1.5, BERT, DLRM, MobileNet v2, Vision_Transformer, DenseNet, Conformer
- DNN frameworks: Pytorch v1.81.1 for DLRM, and TensorFlow v1.13 for all others
- Compare with TVM, AStitch, and a vendor-crafted implementation

^[1]Rongkai Zhan et al. "NeuralScale: A RISC-V Based Neural Processor Boosting AI Inference in Clouds". *Fifth Workshop on Computer Architecture Research with RISC-V. CARRV. Virtual, 2021.*

Performance Comparison

- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.

Performance Comparison


- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.

label	model	batch size	batches per cluster		throughput unit	TVM's result
			TVM	Graph Turbo		
Ⓐ	ResNet-50	64	2	16	images/s	1064
Ⓑ	BERT-128	32	4	8	sentences/s	512
Ⓒ	BERT-256	16	2	4	sentences/s	412
Ⓓ	BERT-384	8	1	2	sentences/s	36
Ⓔ	BERT-512	8	1	2	sentences/s	324
Ⓕ	DLRM	1024	64	256	queries/s	131000
Ⓖ	MobileNet-v2	128	2	32	images/s	1416
Ⓗ	Vision_Transformer	32	4	8	images/s	40
Ⓘ	DenseNet	32	4	8	images/s	456
ⓓ	Conformer	12	1	3	sentences/s	184

Performance Comparison

- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.


label	model	batch size	batches per cluster		throughput unit	TVM's result
			TVM	Graph Turbo		
(A)	ResNet-50	64	2	16	images/s	1064
(B)	BERT-128	32	4	8	sentences/s	512
(C)	BERT-256	16	2	4	sentences/s	412
(D)	BERT-384	8	1	2	sentences/s	36
(E)	BERT-512	8	1	2	sentences/s	324
(F)	DLRM	1024	64	256	queries/s	131000
(G)	MobileNet-v2	128	2	32	images/s	1416
(H)	Vision_Transformer	32	4	8	images/s	40
(I)	DenseNet	32	4	8	images/s	456
(J)	Conformer	12	1	3	sentences/s	184



Performance Comparison

- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.

label	model	batch size	batches per cluster		throughput unit	TVM's result
			TVM	GraphTurbo		
Ⓐ	ResNet-50	64	2	16	images/s	1064
Ⓑ	BERT-128	32	4	8	sentences/s	512
Ⓒ	BERT-256	16	2	4	sentences/s	412
Ⓓ	BERT-384	8	1	2	sentences/s	36
Ⓔ	BERT-512	8	1	2	sentences/s	324
Ⓕ	DLRM	1024	64	256	queries/s	131000
Ⓖ	MobileNet-v2	128	2	32	images/s	1416
Ⓗ	Vision_Transformer	32	4	8	images/s	40
Ⓘ	DenseNet	32	4	8	images/s	456
Ⓝ	Conformer	12	1	3	sentences/s	184




- TVM fuses *ops* within a sub-graph, producing kernels that exchange data via DDR.
- AStitch neither orders sub-graph instances nor considers compute-intensive *ops*.

Performance Comparison

- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.

label	model	batch size	batches per cluster		throughput unit	TVM's result
			TVM	GraphTurbo		
(A)	ResNet-50	64	2	16	images/s	1064
(B)	BERT-128	32	4	8	sentences/s	512
(C)	BERT-256	16	2	4	sentences/s	412
(D)	BERT-384	8	1	2	sentences/s	36
(E)	BERT-512	8	1	2	sentences/s	324
(F)	DLRM	1024	64	256	queries/s	131000
(G)	MobileNet-v2	128	2	32	images/s	1416
(H)	Vision_Transformer	32	4	8	images/s	40
(I)	DenseNet	32	4	8	images/s	456
(J)	Conformer	12	1	3	sentences/s	184




- TVM fuses *ops* within a sub-graph, producing kernels that exchange data via DDR.
- AStitch neither orders sub-graph instances nor considers compute-intensive *ops*.
- On average, **GraphTurbo outperforms TVM by 11.15 \times , AStitch by 6.16 \times , and the vendor-crafted implementation by 1.04 \times .**

Performance Comparison

- We report the performance by selecting the optimal numbers of batches per cluster.
- How these optimal numbers are selected is discussed in the paper.


label	model	batch size	batches per cluster		throughput unit	TVM's result
			TVM	GraphTurbo		
(A)	ResNet-50	64	2	16	images/s	1064
(B)	BERT-128	32	4	8	sentences/s	512
(C)	BERT-256	16	2	4	sentences/s	412
(D)	BERT-384	8	1	2	sentences/s	36
(E)	BERT-512	8	1	2	sentences/s	324
(F)	DLRM	1024	64	256	queries/s	131000
(G)	MobileNet-v2	128	2	32	images/s	1416
(H)	Vision_Transformer	32	4	8	images/s	40
(I)	DenseNet	32	4	8	images/s	456
(J)	Conformer	12	1	3	sentences/s	184



- TVM fuses *ops* within a sub-graph, producing kernels that exchange data via DDR.
- AStitch neither orders sub-graph instances nor considers compute-intensive *ops*.
- On average, **GraphTurbo outperforms TVM by 11.15 \times , AStitch by 6.16 \times , and the vendor-crafted implementation by 1.04 \times .**
- Compilation overhead of different approaches is reported in the paper.


Performance Breakdown

- Evaluate how different factors of GraphTurbo contribute to the overall speedup using four variants:



Performance Breakdown


- Evaluate how different factors of GraphTurbo contribute to the overall speedup using four variants:



- Variant 1: maximally keeps outputs in LLB

Performance Breakdown


- Evaluate how different factors of GraphTurbo contribute to the overall speedup using four variants:



- Variant 1: maximally keeps outputs in LLB
- Variant 2: maximally keeps outputs in L1; outperforms Variant 1 by $3.67\times$. (demonstrating the importance of utilizing L1, i.e., the LB of the DSA abstraction)

Performance Breakdown


- Evaluate how different factors of GraphTurbo contribute to the overall speedup using four variants:



- Variant 1: maximally keeps outputs in LLB
- Variant 2: maximally keeps outputs in L1; outperforms Variant 1 by $3.67\times$. (demonstrating the importance of utilizing L1, i.e., the LB of the DSA abstraction)
- Variant 3: Variant 2 + schedule sub-graph instance; outperforms Variant 1 by $2.20\times$.

Performance Breakdown

- Evaluate how different factors of GraphTurbo contribute to the overall speedup using four variants:



- Variant 1: maximally keeps outputs in LLB
- Variant 2: maximally keeps outputs in L1; outperforms Variant 1 by $3.67\times$. (demonstrating the importance of utilizing L1, i.e., the LB of the DSA abstraction)
- Variant 3: Variant 2 + schedule sub-graph instance; outperforms Variant 1 by $2.20\times$.
- Variant 4: Variant 3 + across-layer instruction scheduling; outperforms Variant 1 by $1.72\times$.

Hardware Utilization

- We report the frequencies of each memory level.


label	DDR			LLB			L1		
	TVM	crafted	Graph Turbo	TVM	crafted	Graph Turbo	TVM	crafted	Graph Turbo
Ⓐ	58	1	1	0	11	11	0	291	284
Ⓑ	242	2	1	0	0	0	0	304	305
Ⓒ	242	2	1	0	25	110	0	401	240
Ⓓ	515	2	1	0	49	75	0	968	967
Ⓔ	242	2	1	0	25	76	0	474	337
Ⓕ	76	1	0	0	0	0	0	75	76
Ⓖ	56	1	0	0	7	3	0	619	608
Ⓗ	214	-	24	0	-	60	0	-	340
Ⓘ	247	-	0	0	-	3	0	-	389
Ⓚ	1054	-	4	0	-	813	0	-	250

Hardware Utilization

- We report the frequencies of each memory level.

label	DDR			LLB			L1		
	TVM	crafted	GraphTurbo	TVM	crafted	GraphTurbo	TVM	crafted	GraphTurbo
(A)	58	1	1	0	11	11	0	291	284
(B)	242	2	1	0	0	0	0	304	305
(C)	242	2	1	0	25	110	0	401	240
(D)	515	2	1	0	49	75	0	968	967
(E)	242	2	1	0	25	76	0	474	337
(F)	76	1	0	0	0	0	0	75	76
(G)	56	1	0	0	7	3	0	619	608
(H)	214	-	24	0	-	60	0	-	340
(I)	247	-	0	0	-	3	0	-	389
(J)	1054	-	4	0	-	813	0	-	250

- We also report how VME and MME are utilized.




Hardware Utilization

- We report the frequencies of each memory level.

label	DDR			LLB			L1		
	TVM	crafted	GraphTurbo	TVM	crafted	GraphTurbo	TVM	crafted	GraphTurbo
(A)	58	1	1	0	11	11	0	291	284
(B)	242	2	1	0	0	0	0	304	305
(C)	242	2	1	0	25	110	0	401	240
(D)	515	2	1	0	49	75	0	968	967
(E)	242	2	1	0	25	76	0	474	337
(F)	76	1	0	0	0	0	0	75	76
(G)	56	1	0	0	7	3	0	619	608
(H)	214	-	24	0	-	60	0	-	340
(I)	247	-	0	0	-	3	0	-	389
(J)	1054	-	4	0	-	813	0	-	250

- We also report how VME and MME are utilized.



- The scalability to GPU is demonstrated in the paper using ResNet18-Tailor, which **outperforms the CUTLASS implementations with and without convolution fusion by $1.06\times$ and $1.23\times$.**

- + We recognize the importance of considering hardware architecture at the graph partitioning level, enabling the synergy between network and hardware architectures.

Contributions

- + We recognize the importance of considering hardware architecture at the graph partitioning level, enabling the synergy between network and hardware architectures.
- + This synergy reduces off-core data movements, better saturates the valuable local memory, and empowers across-layer instruction scheduling.

Contributions

- + We recognize the importance of considering hardware architecture at the graph partitioning level, enabling the synergy between network and hardware architectures.
- + This synergy reduces off-core data movements, better saturates the valuable local memory, and empowers across-layer instruction scheduling.
- + We design and implement a novel scheduling approach GraphTurbo, addressing the deployment of DNNs on DSA chips and offering insight to other platforms.

- + We recognize the importance of considering hardware architecture at the graph partitioning level, enabling the synergy between network and hardware architectures.
- + This synergy reduces off-core data movements, better saturates the valuable local memory, and empowers across-layer instruction scheduling.
- + We design and implement a novel scheduling approach GraphTurbo, addressing the deployment of DNNs on DSA chips and offering insight to other platforms.
- + The experimental results demonstrate that GraphTurbo can outperform two state-of-the-art tools and achieve performance comparable to the vendor-crafted code.

Thank you!



Any Questions?

We acknowledge the TVM community led by Tianqi Chen, without whose work this paper would be impossible.