



## Characterizing <u>Off-path SmartNIC\*</u> for Accelerating Distributed Systems

Xingda Wei, Rongxin Cheng, Yuhan Yang

Rong Chen & Haibo Chen

IPADS, Shanghai Jiao Tong University

\* We use the shorter version--<u>SmartNIC</u> -- to term <u>off-path SmartNIC</u> in this talk.


## The demand for low latency & the trend for fast networking

Applications require lower latency, even on the order of microseconds & high throughput

– E.g., VR/AR, high frequency trading, etc.

The networking is ultra-fast in terms of low latency & high throughput (bandwidth)


- Represent example: RDMA (Remote Direct Memory Access) & SmartNIC



## Before SmartNIC, RDMA is prevalent

From a system perspective, RDMA provides two primitives:


- Two-sided RDMA : SEND/RECV (like messaging in traditional network)
- One-sided RDMA: offloading primitive for memory READ/WRITE



## **Optimizing systems w/ RDMA: basic approaches**

Case study: in-memory key-value store (KVS), e.g., Redis


- Key operation: Get(K) -> V where K, V are stored on a server
- Get(K) requirement: high throughput & low latency



## **Optimizing systems w/ RDMA: basic approaches**

#### Using two-sided RDMA to optimize KVS


- Accelerate the network path with faster alternative
- Pros: the server CPU is left unoptimized/changed



**Cons**: server CPU may become the bottleneck, e.g., 150M reqs/sec(NIC) vs. 70M reqs/sec (CPU)

**Setup:** ConnectX-6 200Gbps RDMA NIC (RNIC), server: 24 cores Intel Xeon Gold 5316






Year (StRoM: Smart Remote Memory, Eurosys'20)

## **Optimizing systems w/ RDMA: basic approaches**

#### Using one-sided RDMA to optimize KVS

- Client directly execute the Get with the help of remote memory READ
- NIC can process READ much faster than server CPU



**Cons**: network amplification!


6

## **From RNIC** SmartNIC: larger offloading design spaces

#### The central processing unit RDMA-capable NIC (RNIC) are NIC cores

- ASIC that implements one-sided and two-sided operations (not programmable)

SmartNIC extends RNIC to support programmable capabilities




## From one-sided RDMA to SmartNIC, does it help?

SmartNIC: RNIC equip with a programmable SoC (RNIC + SoC)

Back to our initial case study: Get(K) -> V in key-value storage


- We can use the programmability of SmartNIC to execute the Get() w/o amplification




## From one-sided RDMA to SmartNIC, does it help?

Our (naïve) SmartNIC-KVS is 14% of the RDMA-KVS !! (workload: YCSB-C (100% Get))

- RDMA-KVS: DrTM-KV [SOSP'15]
- SmartNIC-KVS: leverage SEND/RECV to offload Get to the NIC SoC




# We decide to first characterize the SmartNIC before using it!



#### Existing studies exist<sup>[1][2][3]</sup>, which provides valuable insights

- The mostly focus on the offloading computation power of the SmartNIC
- A known takeaway is that: SmartNIC's SoC cores are *wimpier* than the host



[1] Offloading distributed applications onto smartnics using ipipe. SIGCOMM'19[2] Performance characteristics of the bluefield-2 smartnic, arXiv

[3] A dbms-centric evaluation of bluefield dpus on fast networks. ADMS'22

	L1	L2	L3	DRAM
SoC	4x	4x	N/A	2x
Host	1x	1x	1x	1x


Memory access speed <sup>[1]</sup> (lower is better)

Benchmark	SoC	Host
Multi-core Coremark	0.2x	1x
Single-core Coremark	0.5x	1x
DPDK hash_perf	0.3x	1x
DPDK readwrite_lf_perf	0.3x	1x

CPU scores<sup>[1]</sup> (higher is better)

An important (and basic) component of NIC: communication, is not well explored

– The **communication paths** of SmartNIC are more complex than other NICs




**Path #1**: Client  $\rightarrow$  NIC  $\rightarrow$  Host memory

## Traditional NICs (RDMA or non-RDMA)

An important (and basic) component of NIC: communication, is not well explored

- The **communication paths** of SmartNIC are more complex than other NICs




**SmartNIC** 

**Path #1**: Client  $\rightarrow$  NIC  $\rightarrow$  Host memory

An important (and basic) component of NIC: communication, is not well explored


- The **communication paths** of SmartNIC are more complex than other NICs



### SmartNIC

An important (and basic) component of NIC: communication, is not well explored


- The **communication paths** of SmartNIC are more complex than other NICs



### SmartNIC

An important (and basic) component of NIC: communication, is not well explored

- The **communication paths** of SmartNIC are more complex than other NICs




## What do we characterize?

- 1. SmartNIC hardware implication to the communication performance
- 2. Design guideline on building systems with SmartNICs

## Finding 1. SmartNIC < RNIC for path #1


#### The path #1 is long on the SmartNIC

- Due to the intervention of PCIe switch
- The one-way switch pass latency (300ns) is nontrivial for microsecond-scale computing




**RNIC vs. SmartNIC** 

#### **Primitives evaluated**



#### **Evaluation setup:**


ConnectX-6 (RNIC) vs. Bluefield -2 (SmartNIC) Both NICs use the same NIC cores



## Finding 2. Path #2 is fast except for S/R

Communication with the SoC is faster except for the SEND/RECV (S/R)


- Due to the reduced PCIe pass (i.e., PCIe0)
- SEND/RECV is bottlenecked by the SoC cores



## Primitives evaluated <u>Client</u> <u>SoC</u> READ WRITE S/R Host

#### **Evaluation setup:**


ConnectX-6 (RNIC) vs. Bluefield -2 (SmartNIC) Both NICs use the same NIC cores



## Finding 3. Anomalies exist paths involving SoC


Example. Degraded bandwidth (for READ) with large data transfer


- Observation: SoC supports a smaller PCIe MTU than host
- Result: more PCIe packets processed, may cause HoL



Advice: proactively segmented large READ

## 300 200 100






#### Many alternatives to implement Path #3


- The simplest (& easiest to use one): RDMA

## Yet, RDMA needs to pass RNICs & PCIes

- For networking support




#### **Primitives evaluated**



#### **Evaluation setup:**


ConnectX-6 (RNIC) vs. Bluefield -2 (SmartNIC) Both NICs use the same NIC cores




### RDMA, though simple, has two problems for Path #3

- High latency due to additionally passes hardware units
- Bandwidth interference to the others


#### RDMA of path #3 overuses the PCIe bandwidth



#### $\mathsf{Client} \rightarrow \mathsf{SoC} \rightarrow \mathsf{Host}$




**Case study**: file replication in LineFS [SOSP'21]




#### RDMA, though simple, has two problems for Path #3

- High latency due to additionally passes hardware units
- Bandwidth interference to the others






Case study: file replication in LineFS [SOSP'21]




#### DMA: another alternative for path #3

- Unlike RDMA, the SoC has a DMA engine for path #3 (i.e., DOCA DMA)
- DMA bypasses PCIe for communication between SoC and host

## $\rightarrow$ Path #3 (RDMA) $\rightarrow$ Path #3 (DMA)







DMA always better?


#### The engine capabilities of RDMA and DMA is different

- RDMA engine (NIC) is more powerful than DMA engine (SoC)
- So RDMA is faster for transferring small data

 $\rightarrow$  Path #3 (RDMA)  $\rightarrow$  Path #3 (DMA)








## Key takeaway of the above findings

#### Each communication path of SmartNIC is not perfect

– Inferior performance or performance anomalies needs to take care



**SmartNIC** 


**Path #1**: Client  $\rightarrow$  NIC  $\rightarrow$  Host memory

1. Inferior performance vs. RNIC

## Key takeaway of the above findings

#### Each communication path of SmartNIC is not perfect

– Inferior performance or performance anomalies needs to take care



**Path #1**: Client  $\rightarrow$  NIC  $\rightarrow$  Host memory

**Path #2**: Client  $\rightarrow$  NIC  $\rightarrow$  SoC memory


- 1. Faster access
- 2. Anomalies, e.g., more PCIe packets

## SmartNIC

## Key takeaway of the above findings

#### Each communication path of SmartNIC is not perfect

– Inferior performance or performance anomalies needs to take care



**Path #1**: Client  $\rightarrow$  NIC  $\rightarrow$  Host memory

**Path #2**: Client  $\rightarrow$  NIC  $\rightarrow$  SoC memory

**Path #3**: SoC memory  $\leftarrow \rightarrow$  host memory


- 1. RDMA: poor PCIe utilization + high latency
- 2. DMA: poor throughput

## Back to our key-value store example How to help?


Our characterization explains why naïve KVS on SmartNIC is slow

- 1. SoC has wimpy cores (known)
- 2. Path #3 is slow in terms of latency (RDMA) and throughput (DMA)

NIC cores are under-utilized on the SmartNIC



Which are much faster than the SoC




## **Observation:** a single path is not optimal, but concurrency can help!

A single alternative does not utilize the full power of SmartNIC

– E.g., Bottlenecked by slow SoC–DMA and SoC in our naïve KVS design

### Observation: concurrently utilize the SmartNIC power

- E.g., we can utilize the unused RNIC!





## More findings: concurrent path can better utilize SmartNIC


Concurrent = some clients issues Path #1 ops, other issues Path #2

#### Concurrent usage of Path #1 + Path #2

Observation: SmartNIC seems to reserve NIC cores for different paths







Number of clients

## More findings: concurrent path can better utilize SmartNIC

### Concurrent usage of Path #1 + Path #3

- Typically, can achieve a higher bandwidth

#### But, we should take care of interference !

400

300

200


100

0

**READ Bandwidth** 

(Gbps)

RDMA is not a good primitive for path #3




## A guideline on building systems with SnartNIC

#### Recap the key takeaways from our characterization

- Single path: Inferior performance or performance anomalies
- Concurrent paths: better performance


Our suggested guideline when given a user networked request (e.g., KVS get())



## **Distributed key-value storage Get() revisit**


#### System requirements

- Low host CPU usage, low latency & high throughput
- Low host CPU utilization
- 1 + 2. Design alternatives (A1–A5) & optimize! :




## **Evaluate different alternatives: throughput**

The goal: low latency (when there is not so much client)



## **Evaluate different alternatives: throughput**

The goal: high throughput (for a single SmartNIC-powered key-value store)




## Rank, select and then combine


#### None of the approaches achieve both low latency & high throughput

- A5(SEND/RECV) has the lowest latency, while A5(RDMA) has the highest throughput
- Note that A5 is not always possible due to memory constraint of SoC

Whenever possible, choose A5 (SEND/RECV) for the lowest latency

If the SoC has been saturated, switch to A4 & A5 (RDMA)





Evaluation setup: YCSB-C 100% Get()

## More results & case studies in our paper

#### More findings and advices from our characterization

- e.g., Different communication path may access the cache or memory differently

#### More characterization on the concurrent combination of different paths

– A combination of different paths can yield better performance on microbenchmarks

#### More case studies

 How we improved LineFS [SOSP'21] by 1.3X with a combination of improved alternative design & optimization on each alternative

#### Characterizing Off-path SmartNIC for Accelerating Distributed Systems

Xingda Wei<sup>1,2</sup>, Rongxin Cheng<sup>1,2</sup>, Yuhan Yang<sup>1</sup>, Rong Chen<sup>1,2</sup>, and Haibo Chen<sup>1</sup>

<sup>1</sup>Institute of Parallel and Distributed Systems, SEIEE, Shanghai Jiao Tong University <sup>2</sup>Shanghai AI Laboratory

#### Abstract

SmartNICs have recently emerged as an appealing device for accelerating distributed systems. However, there has not been a comprehensive characterization of SmartNICs, and existing designs typically only leverage a single communication path for workload offloading. This paper presents the first holistic study of a representative off-path SmartNIC, specifically from normal RDMA requests pose significant burdens on developers. To simplify system development, the off-path SmartNIC [52, 53, 9, 51] attaches a programmable multicore SoC (with DRAM) next to the RNIC cores, which is off the critical path of RDMA. Thanks to this separation degoes and lodgendent of normal RDMA requests and can further deploy a full-fieldged OS to make the developments easier [32].

## Conclusion



#### Before using the SmartNIC, we must first characterize it!

- More complicated than traditional network card
- Many design details need to take care

### This work: a comprehensive study on off-path SmartNIC (i.e., Bluefield-2)

- Reveal anomalies (& solutions to them) + guidelines on how to better utilize it
- Our methodology may also apply to other NICs

## Thanks and Q & A