

Empower Programmable Pipeline for Advanced Stateful Packet Processing

<u>Yong Feng</u>¹, <u>Zhikang Chen</u>¹, Haoyu Song², Yinchao Zhang¹, Ruoyu Sun¹, Wenkuo Dong¹, Peng Lu¹, Shuxin Liu¹, Chuwen Zhang¹, Yang Xu³, and Bin Liu¹ ¹Tsinghua University; ²Futurewei Technologies; ³Fudan University







Stateful Network Functions


- Stateful Load Balancer
- DDoS Detection and Mitigation
- Traffic Shaping and Policing
- Stateful Firewall with Connection Tracking
- Network Visualization
- •

Stateful Network Functions

- Stateful Load Balancer
- DDoS Detection and Mitigation
- Traffic Shaping and Policing
- Stateful Firewall with Connection Tracking
- Network Visualization


.

The processing results of preceding packets will affect subsequent packets in a flow.






Banzai (SIGCOMM 2017)




e.g.,
$$\mathbf{a} = \mathbf{a} + \mathbf{b}$$

FlowBlaze (NSDI 2019)




e.g., a = tbl(a) + b





e.g.,
$$a = tbl(a) + tbl(b) + ... + c$$


- Stateful Load Balancer
- DDoS Detection and Mitigation
- Traffic Shaping and Policing
- Stateful Firewall with Connection Tracking
- Network Visualization

•











maybe in one or more hardware clock cycles

Architecture Issue




Architecture Issue




State Inconsistency due to RAW hazard!

Architecture Issue (pipeline-based)




Architecture Issue (pipeline-based)




Pipeline: degrade from Pipeline to Run-To-Completion

Architecture Issue (multicore-based)





Architecture Issue (multicore-based)



Multi-core: degrade from Parallel to Sequential


Evidence State Consistency solution (multi-queue) in FlowBlaze is used.






Evidence

State Consistency solution (multi-queue) in FlowBlaze is used.





Evidence



Evidence

Blocking due to state consistency





Head-of-Line Blocking


More Generic, More Efficient, Higher Performance



New Abstraction, New Execution Mode, New Architecture



New Abstraction – Dataplane Writable Table



Local Read - Remote Write

- From exclusive to shared memory
- Saves resources than global reading and writing

Enlarge range of state tables accessible at each stage

Stateful Network Function	State Update Ratio
Heavy hitter	1/n
Load balancer	1/n
NAT	1/n
Stateful firewall	a/n
Port knocking	a/n
SYN flood detection	1/n
TCP connection tracking	a/n

* #/n means the first # packets of a flow

Stateful Network Function	State Update Ratio
Heavy hitter	1/n
Load balancer	1/n
NAT	1/n
Stateful firewall	a/n
Port knocking	a/n
SYN flood detection	1/n
TCP connection tracking	a/n

* #/n means the first # packets of a flow

\sum	Ν
////	

Not every packet updates flow state!

Stateful Network Function	State Update Ratio
Heavy hitter	1/n
Load balancer	1/n
NAT	1/n
Stateful firewall	a/n
Port knocking	a/n
SYN flood detection	1/n
TCP connection tracking	a/n

* #/n means the first # packets of a flow

Not every packet updates flow state!

100% blocking for low state update ratio!

Stateful Network Function	State Update Ratio
Heavy hitter	1/n
Load balancer	1/n
NAT	1/n
Stateful firewall	a/n
Port knocking	a/n
SYN flood detection	1/n
TCP connection tracking	a/n


* #/n means the first # packets of a flow

>>> Not every packet updates flow state!

100% blocking for low state update ratio!


What happens if packets aren't blocked?

Predict packets won't modify states; if states change, take measures to recover.



Predict packets won't modify states; if states change, take measures to recover.

												-		→	Tim	ie (c	ycle	es)	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Read State	P1	P2	P 3	-	-	-	-	P4	P5	P6	P7	P 8	P9						
Cal Op1		P1	P2	P3	-	-	-	-	P4	P5	P6	P7	P8	P9		 			
Cal Op2		1	P1	P2	P 3	-	-	-	-	P4	P5	P6	P7	P 8	P9				
Cal Op3		 		P1	P2	P 3	-	-	-	-	P4	P5	P6	P7	P 8	P 9			
Cal Op4		 	 	1	P1	P2	P 3	-	-	-	-	P4	P5	P6	P 7	P 8	P9		
Cal Op5				 ! !		P1	P2	P 3	-	-	-	-	P4	P5	P6	P7	P 8	P9	
Write State		 	 	 			P1	P2	P3	-	-	-	-	P4	P5	P6	P7	P8	P9
								F	21	->	P4		P2	->	P5		P3	->	P6




Predict packets won't modify states; if states change, take measures to recover.

												-		→	Tim	e (c	ycle	es)	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Read State	P1	P2	P 3	-	-	-	-	P4	P5	P6	P7	P 8	P 9						
Cal Op1		P1	P2	P3	-	-	-		P4	P5	P6	P7	P 8	P9		 		 	
Cal Op2		1	P1	P2	P 3	-	-	-	-	P4	P5	P6	P7	P 8	P 9			1 I I	
Cal Op3		 		P1	P2	P3	-	-	-	-	P4	P5	P6	P7	P 8	P9		+ · 	
Cal Op4		 	 	1	P1	P2	P 3	-	-	-	-	P4	P5	P6	P7	P 8	P9		
Cal Op5		 ! !		 ! !		P1	P2	P3	-	-	-	-	P4	P5	P6	P7	P 8	P9	
Vrite State		⊢ – – – 	 	+ 	⊢ – – – 		P1	P2	P 3	-	-	-	-	P4	P5	P6	P7	P 8	P 9
								F	21	-> I	P4		P2	->	P5		P3	->	P6

														-	• • • • •	0,0	,	,	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Read State	P1	P2	P 3	P4	P5	P6	P7	P 8	P9	-	P4								
Cal Op1		P1	P2	P 3	P4	P5	P6	P7	P 8	P9	-	P4		 	 	 	 	 	
Cal Op2			P1	P2	P 3	P4	P5	P6	P7	P8	P9	-	P4		T ! !	T = = = .		T ! !	
Cal Op3				P1	P2	P 3	P4	P5	P6	P7	P8	P9	-	P4		+	+	+ · 	+
Cal Op4		 	 	1	P1	P2	P 3	P4	P5	P6	P7	P 8	P9	-	P4		 	1 	
Cal Op5		 ! !	 ! !	 		P1	P2	P 3	P4	P5	P6	P7	P 8	P 9	-	P4		T I I	
Write State			+ 	+ 	+ 		P1	P2	P 3	P4	P5	P6	P7	P8	P9	-	P4		
				P4 r	ead	ls th	e st	tale	stat	te		P4	l re	ads	s the	e ne	wes	st st	ate

Time (cvcles)

Time (cycles)



Predict packets won't modify states; if states change, take measures to recover.


												-		\rightarrow	Tim	e (c	ycle	es)	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Read State	P1	P2	P3	P4	P5	P6	P7	P 8	P9	-	P4				i				
Cal Op1		P1	P2	P 3	P4	P5	P6	P7	P 8	P 9	-	P4		 	 	 	 		
Cal Op2		1	P1	P2	P 3	P4	P5	P6	P7	P 8	P9	-	P4		 !	 ! !	 !		
Cal Op3		 		P1	P2	P 3	P4	P5	P6	P7	P 8	P9	-	P4		+	+ · 	+ 	
Cal Op4		 	 	1	P1	P2	P 3	P4	P5	P6	P7	P 8	P 9	-	P4		 	1	
Cal Op5		F I I	 	 		P1	P2	P 3	P4	P5	P6	P7	P 8	P9	-	P4		1	
Write State		 	+ 	 	 		P1	P2	P 3	P4	P5	P6	P7	P 8	P9	-	P4		


		1 I	• • •
Processing packets in non	-blocking mode saves	hardware proce	ssing cycles!
		na dina o proce	

Cal Op1 P1 P2 P3 P4 P5 P6 P7 P8 P9 Image: Constraint of the const	Cal Op2 P1 P2 P3 - - P4 P5 P6 P7 P8 P9	
Cal Op3 P1 P2 P3 P4 P5 P6 P7 P8 P9 Cal Op4 P1 P2 P3 P4 P5 P6 P7 P8 P9 Cal Op4 P1 P2 P3 P4 P5 P6 P7 P8 P9 Cal Op5 P1 P2 P3 P4 P5 P6 P7 P8 P9 Write State P1 P2 P3 P3 P4 P5 P6 P7 P8 P9		7
Cal Op4 P1 P2 P3 P4 P5 P6 P7 P8 P9 Cal Op5 P1 P2 P3 P4 P5 P6 P7 P8 P9 Write State P1 P2 P3 P3 P4 P5 P6 P7 P8 P9		
Cal Op5 P1 P2 P3 P3 P4 P5 P6 P7 P8 P9 Write State P1 P2 P3 P3 P4 P5 P6 P7 P8 P9	Cal Op3 P1 P2 P3 P4 P5 P6 P7 P8 P9	
Write State P1 P2 P3 P3 P4 P5 P6 P7 P8 P9	Cal Op4 P1 P2 P3 P4 P5 P6 P7 P8 P9	
	Cal Op5 P1 P2 P3 P4 P5 P6 P7 P8	P9
	Write State P1 P2 P3 - - P4 P5 P6 P7	P8 P9

10


New Architecture – RAPID (Ring-Augmented Plpeline Dataplane)





New Architecture – RAPID (Ring-Augmented Plpeline Dataplane)


✓ Write back updated states; Side Ring



New Architecture – RAPID (Ring-Augmented PIpeline Dataplane)


✓ Write back updated states; **Side Ring**

✓ Handle packets with stale states; Resubmitted with Side Ring




New Architecture – RAPID (Ring-Augmented Plpeline Dataplane)

- ✓ Write back updated states; **Side Ring**
- ✓ Handle packets with stale states; Resubmitted with Side Ring
- ✓ Maintain state consistency and in-order processing; Scheduling Mechanism



New Architecture – RAPID (Ring-Augmented PIpeline Dataplane)

- ✓ Write back updated states; **Side Ring**
- ✓ Handle packets with stale states; Resubmitted with Side Ring
- ✓ Maintain state consistency and in-order processing; Scheduling Mechanism
- ✓ Support different levels of consistency. (Swish [NSDI 2022]) Finite State Machine




New Architecture – RAPID (Ring-Augmented PIpeline Dataplane)

- ✓ Write back updated states; Side Ring
- ✓ Handle packets with stale states; **Resubmitted with Side Ring**
- ✓ Maintain state consistency and in-order processing; Scheduling Mechanism



Refer to the paper for specific implementation details.





Language Enhancement

Stateful table definition

<u>/* define_stateful_table_*/</u> muTable port knocking { keys = { hdr.ipv4.src_addr; hdr.ipv4.dst addr; } values = { bit<8> state; } type = exact; consistency = STRICT; size = 4096; table port_FSM { keys = { meta.cur_state; hdr.ipv4.dst_port; }; actions = { get_new_state; // modify meta.new_state }; /* read out the cur state */ meta.cur_state = port_knocking.read(hdr); /* get new_state to look up table */ portFSM.apply(); /* write back the new_state */ port_knocking.write(hdr, meta.new_state);

38

Stateful operations

Evaluation - Resources

- Four Prototypes with Scala/Chisel
 - PISA (SIGCOMM 2013) --2,584 LOCs
 - Banzai (SIGCOMM 2017) --2,292 LOCs
 - FlowBlaze (NSDI 2019) --3,627 LOCs
 - **RAPID** --4,676 LOCs
- Synthesized with FPGA and an open-source technology library

Evaluation - Resources

- Four Prototypes with Scala/Chisel
 - PISA (SIGCOMM 2013) --2,584 LOCs
 - Banzai (SIGCOMM 2017) --2,292 LOCs
 - FlowBlaze (NSDI 2019) --3,627 LOCs
 - **RAPID** --4,676 LOCs
- Synthesized with FPGA and an open-source technology library

Architecture	LUT	FF	BRAM
PISA	13.91%	1.71%	14.08%
Banzai	15.77%	1.73%	14.08%
FlowBlaze	27.32%	2.48%	25.99%
RAPID	20.22%	2.35%	19.55%

Functionality stronger than FlowBlaze. FPGA overhead is smaller.

Evaluation - Resources


- Four Prototypes with Scala/Chisel
 - PISA (SIGCOMM 2013) --2,584 LOCs
 - Banzai (SIGCOMM 2017) --2,292 LOCs
 - FlowBlaze (NSDI 2019) --3,627 LOCs
 - **RAPID** --4,676 LOCs
- Synthesized with FPGA and an open-source technology library

Architecture	LUT	FF	BRAM
PISA	13.91%	1.71%	14.08%
Banzai	15.77%	1.73%	14.08%
FlowBlaze	27.32%	2.48%	25.99%
RAPID	20.22%	2.35%	19.55%


Functionality stronger than FlowBlaze. FPGA overhead is smaller.

	Area (mm^2)	Power (<i>mW</i>)
PISA	94.33	65000
Banzai	95.17	66100
FlowBlaze	176.08	86900
RAPID	99.45	67500


Lower ASIC area and power overhead vs. baseline, better than FlowBlaze.



Evaluation – Performance (with ASIC simulator)



Evaluation – Performance (with ASIC simulator)



Conclusion

- Proposed an abstraction of **dataplane writable table**;
- Introduced the **speculative execution** mode with stateful network functions;
- Implemented the abstraction and execution mode using the **RAPID** architecture;
- Enhanced the P4 language to support complex stateful functions.

Conclusion

- Proposed an abstraction of **dataplane writable table**;
- Introduced the **speculative execution** mode with stateful network functions;
- Implemented the abstraction and execution mode using the **RAPID** architecture;
- Enhanced the P4 language to support complex stateful functions.

