Scaling out to a Single-Node 80Gbps Memcached Server with 40Terabytes of Memory

Michaela Blott, Ling Liu, Kimon Karras
Xilinx Research, Dublin
Kees Vissers
Xilinx Research, San Jose

Abstract

Current web infrastructure relies increasingly on distributed in-memory key-value stores such as memcached whereby typical x86-based implementations of TCP/IP compliant memcached yield limited performance scalability. FPGA-based data-flow architectures overcome and exceed every other published and fully compliant implementation in regards to throughput and provide scalability to 80Gbps, while offering much higher power efficiency and lower latency. However, value store capacity remains limited given the DRAM support in today’s devices.

In this paper, we present and quantify novel hybrid memory systems that combine conventional DRAMs and serial-attached flash to increase value store capacity to 40Terabytes with up to 200 million entries while providing access at 80Gbps. This is achieved by an object distribution based on size using different storage devices over DRAM and flash and data-flow based architectures using customized memory controllers that compensate for large variations in access latencies and bandwidths. We present measured experimental proofpoints, mathematically validate these concepts for published value size distributions from Facebook, Wikipedia, Twitter and Flickr and compare to existing solutions.

1 Introduction

Distributed in-memory key-value stores (KVS) have become a critical piece of middleware in most common web infrastructures, typically implemented with commodity servers which have known performance limitations. Critical bottlenecks include the interrupt-intensive nature of the TCP/IP stack, limited instruction cache sizes, synchronization overheads and L3-cache ineffec- tiveness due to lack in data locality[13].

In 2013, data-flow architectures for KVS have been introduced demonstrating 10Gbps line-rate implementations on FPGAs (Field Programmable Gate Arrays)[4], processing 13.02 million request per seconds (RPS), with a power efficiency of 254.8KRPS/Watt and round-trip latencies of below 4.5 microseconds (us). Furthermore, these architectures can provide scalability to much higher data rates by for example increasing data path width from the existing 64b to a 512b implementation operated at 156MHz. This is feasible given that current implementation consumes less than 3% of the available resources of today’s largest Xilinx FPGA device (VU440). However, value store capacity, a key figure of merit, remains limited by the FPGA’s total amount of IO pins as each DRAM channel requires around 150 IO pins.

In this paper, we demonstrate how hybrid memory systems can be leveraged to scale storage capacity to achieve multiple Terabytes (TB) while maintaining 80Gbps of access bandwidth. The key idea is to leverage high capacity memory that connects via high-speed serial interfaces in combination with DRAM to create a mixed storage of DRAM and flash. For example, flash-based solid state drives (SSDs) provide up to 1TB for 4IO pins using SATA3 protocol, while being lower in power consumption and cost. (Write endurance is in this context of less concern as most key-value store use cases have a low up- date requirement, however it will impact lifetime.) Similarly, when the FPGA is hosted in one of IBM’s Open Power systems1, memory access can be expanded to 1TB of the Power8’s host memory through their coherent accelerator processor interface (CAPI) without taking up additional IO pins. However, these types of hybrid memory systems are not further considered in this paper.

This concept would cause a significant performance hit with standard x86 architectures where multi-threading cannot effectively hide the large access latencies of flash (See discussion in section 5.2). However, in conjunction with data-flow architectures and application-specific memory controllers, we are able to effectively amortize large access latencies and handle large variations (10s of nanoseconds for DRAM, and up to over 100us for SSD).

Many different object distribution schemes are possible. For example object distribution on basis of popularity are frequently used where highly popular (hot) objects are stored or cached in DRAM and less popular items in flash. This only works well for use cases with data local-

---

1www.openpowerfoundation.org
ity where most hot objects can be contained within the actual DRAM storage. In this paper, we consider a distribution on the basis of object size. The idea is that all values that are larger than an SSD’s page size are stored in SSDs, and only smaller values in DRAM\(^2\). By accessing SSDs in page sizes, we can service at significantly higher bandwidth from flash [9]. Furthermore, for many use cases [3, 13], smaller objects tend to be more popular and therefore require higher access bandwidth which works well as the overall available SSD bandwidth is less than a third of the available DRAM bandwidth. To satisfy aggregate bandwidth requirements we can introduce over-provisioning as discussed in section 2. Simultaneously, it is the large size objects that contribute to the majority of the storage requirements and quickly exhaust DRAM capacity (see use cases in Table 2). Thereby this scheme plays to the strengths of each memory type and is key to scale to high access bandwidth while providing large capacity. As part of our initial investigation, we have built an actual 10Gbps prototype system, as shown in figure 1, validating that the proposed dataflow architecture and customized memory controllers, as shown in figure 2, can effectively handle the large variance in bandwidth and latency. We measured throughput on all data paths including DRAM and SSD access and use these measurements to subsequently extrapolate accurate performance and capacity for 80Gbps systems.

We validate the architecture and the distribution scheme for a wide range of well-known memcached value distributions [3, 13], with regards to access bandwidth and storage capacity for SSD and DRAM, thereby demonstrating how 80Gbps KVS implementations with 40TB of memory can be created in a single server. In addition to this significantly increased compute and storage capacity, we expect a reduction in system latency and power.

In section 2, we introduce the proposed architecture and present the first experimental proofpoint in section 5. In section 4, we derive the formulas to calculate capacity and access bandwidth requirements for the memory system given a specific value size distribution. We then describe example 80Gbps system configurations for a set of published workloads, compare them to existing implementations. Finally, we discuss related work in section 6 before concluding the paper.

\(^2\)In fact the threshold is completely configurable and can be adjusted to suit the use case.
3 First experimental results

All of our prototyping efforts were conducted on Alpha-Data’s ADM_PCIE_7V3 platform which uses a combination of 2 DDR3 channels of 8GB each, 2 SATA3 SSDs of 128GB each and one 10Gbps Ethernet interface. We used a Spirent testcenter C1 [21] for traffic generation and monitoring. Given the platform’s constraints, we were able to validate only the typical value size distribution for Twitter at 10Gbps link rate serviced from DRAM and 1 SSD, the latter servicing all 4KB values. After an initial ramp-up, we observed that the response traffic fully saturates a 10Gbps Ethernet interface whereby the read bandwidth from the SSD is below 25% utilization. In regards to latency, we measure a total round-trip latency between 2.0us (for 2B objects) and 115.8us (for 4096B objects) independent of network load and write intensity. Power consumption of total system including power regulators, FPGA, DRAM and SSD amount to 27.2Watt. Section 4 and 5 demonstrates how we can extrapolate from these measurements.

4 Memory requirements

In this section, we derive the equations for memory access bandwidth and capacity for both DRAM and SSD for different value size distributions, whereby both value store and hash table accesses are considered. Here and in the following equations, “ht” denotes hash table, “vs” value store, “d()” the capacity and “bw()” the bandwidth function. The required capacity for the hash table is derived as the product of the number of entries (entries) and the size of one entry, which is the sum of value store address (vs) and the maximum size of a key (max ks) multiplied by the maximum bucket size bs [10]: d(ht) = entries * (vs + max ks) * bs. Assuming that prob s i represents the likelihood with which a value of size s i appears within a given distribution, then the following equation derives the capacity requirements for SSD (DRAM is equivalent, only difference that we need to add capacity of hash table.)

\[
d(SSD) = \sum_{i∈value, size, good} d_i (SSD) \times entries
\]

\[
ds_i (SSD) = \begin{cases} 0, & \text{if } s_i < ps \\ s_i \times prob s_i, & \text{otherwise} \end{cases}
\]

In regards to bandwidth calculations, the most relevant operations are GET and SET operations. The hash table memory bandwidth requirement needs to consider a read from the hash table for both GET and SET operations and a write-back for SETs. The value store bandwidth is comprised of either reading (GET operation) or writing of the value (SET operation). For a given value size s i and its distribution prob s i, whereby prob s i represents the percentage of SET operations, the following equations calculate the bandwidth requirements for the hash table and value store:

\[
bw_i (ht) = (\text{prob } s_i \times \text{get rate}) \times (1 - \text{prob } SET)
\]

\[
+ (\text{prob } s_i \times \text{set rate}) + \text{prob } s_i
\]

\[
bw_i (set rate) = \text{set rate}(\text{max(size, pkt, get rate pkt)}) \times s_i \times 8
\]

\[
bw_i (set write rate) = \text{set rate}(\text{max(size, pkt, set rate pkt)}) \times s_i \times 8
\]

where,

\[
bw_i (get rate) = \text{pkt rate}(\text{max(size, pkt, get rate pkt)})
\]

\[
\times \text{average } ks \times 8 \times bs
\]

\[
bw_i (set rate) = \text{pkt rate}(\text{max(size, pkt, set rate pkt)})
\]

\[
\times \text{average } ks \times 8 \times bs
\]

\[
bw_i (set write rate) = \text{pkt rate}(\text{max(size, pkt, set rate pkt)})
\]

\[
\times \text{average } ks \times 8 \times bs
\]

\[
bw_i (set write rate) = \text{pkt rate}(\text{max(size, pkt, set rate pkt)})
\]

\[
\times \text{average } ks \times 8 \times bs
\]

\[
bw_i (set write rate) = \text{pkt rate}(\text{max(size, pkt, set rate pkt)})
\]

\[
\times \text{average } ks \times 8 \times bs
\]

From this, we can derive the bandwidth requirements for SSD and DRAM separately:

\[
bw(DRAM) = \sum_{s_i∈value, size, good} (bw_i (DRAM) + bw_i (ht))
\]

\[
bw_i (DRAM) = \begin{cases} 0, & \text{if } s_i \geq ps \\ \text{bw}_i (vs) \times \text{prob } s_i, & \text{otherwise} \end{cases}
\]

\[
bw(SSID) = \sum_{s_i∈value, size, good} \text{bw}_i (SSID)
\]

\[
bw_i (SSID) = \begin{cases} 0, & \text{if } s_i < ps \\ \text{bw}_i (vs) \times \text{prob } s_i, & \text{otherwise} \end{cases}
\]

5 Evaluation

To evaluate our scale-out concept, we use our measured data from the prototype and consider a selection of typical use cases from recent publications [13, 3]. From their respective value size distribution and percentage of SET operations, we derive DRAM and SSD access bandwidth and capacity requirements assuming a 80Gbps link rate implementation. Due to lack of details in the published material, we assume a uniformly distributed access probability across object size. We check these results against the physical limitations of the FPGA-based platform. In case of a Virtex Ultrascale (VU440), we can extrapolate the following constraints: bw(DRAM) = 492Gbps, bw(SSD) = 128Gbps, d(DRAM) = 256GB, d(SSD) = 40TB. We compare then against standard x86 and FAWN-style systems and show first experimental results.

Table 1 summarizes a broad range of memcached value size distributions. Each row represents a different use case, and the individual fields represent prob s i and prob s SET. The first use case, which is dominated by small value sizes, is derived from numbers published by Facebook in [3], where key and value size characteristics of memcached workloads are given in cumulative distribution function diagrams. The second use case shows the value size distribution of Twitter, where values, comprised of a tweet itself and associated meta-data, create

3As discussed in section 2, when s i is smaller than page size ps, then the value resides within DRAM, otherwise in SSD.

4assuming a maximum of 8 DDR4 DRAM 32GB DIMM interfaces and 40% effective throughput on the 2400Mbps interfaces, 40 SATA3 SSDs and 8 high-speed serial IOs used for Ethernet connectivity.
5.1 Evaluation of hybrid memory system

The evaluation shows that all use cases can be catered for. Assuming average $ks = 32B$, $max\_ks = 256B$, $vs = 4B$, $bs = 4$, and $ps = 4096B$, and that we saturate DRAM capacity first, we can calculate the maximum number of entries that can be supported using the given platform constraints and applying them to the equations from section 4. With this, we can then determine the overall effective value store capacity and access bandwidth requirements. Table 2 summarizes the results: For the presented use cases, we can support up to 200 millions of entries and effective value stores up to 20TB out of a possible 40TB, thereby significantly increasing the capacity of a single memcached server. The added benefit varies with the use case. For example for Twitter the added benefits of the SSDs implementing a minimum of 25GB is marginal. However, in all cases, the proposed system can sustain the 80Gbps access rate. As all collective interface bandwidths of every partition (SSD or DRAM partition) exceed the worst case bandwidth requirements for 80Gbps incoming network traffic, we can cater any value size distribution with the proposed memory system as well as any level of write intensity. The only potential bottleneck is when data locality produces asymmetric access bandwidth requirements where multiple consecutive accesses hit the same address space. As discussed in section 2, additional SSDs and DRAM channels can be used to over-provision for this. Finally, for value size distributions with larger values, effective value storage can scale up to 40TB.

5.2 Comparison to existing solutions

In this section, we compare the FPGA-based implementation to existing key-value store solutions comprised of x86 and FAWN architectures in combination with DRAM and flash. For FPGA-based solutions, we show 3 numbers: 80Gbps design represents the theoretical maximum numbers for a 80Gbps 40TB KVS implementation; 80Gbps facebook shows achievable numbers on the basis of the previously defined Facebook use case. Only the effectively used storage area and performance (calculated as the with $probs$, weighted sum of the maximum transaction rate for different object sizes) are given. In both cases, power consumption is extrapolated as follows: We assume 30W total for a standalone base platform (derived from prototype) augmented with a small embedded processor for memory management, and 0.878Watt/GB for DRAM and 4.5Watt maximum per SSD [6, 23, 20]. The third FPGA number, 10Gbps prototype, shows actual performance and power measurements of the in section 3 described prototype.

For comparison, we consider FlashStore [6], which is as far as we know the highest performing flash-based key-value store using x86 and SSDs. FlashStore numbers are given for specific use cases with different SET:GET ratios and different object size distributions whereby the best case numbers are referenced here. Please note that performance numbers refer to a dual-socket installation which is compared to a single-chip FPGA solution. As second comparison pointer, we use MICA [12], which we believe to be the highest performing key-value store so far on the basis of a dual-socket x86 system with DRAM. Again, we reference the highest published number given for a specific use case (uniform workload with 50% GETs). In regards to power consumption, we assume thermal design power per specified processor on a dual-socket motherboard [14], typical power consumption per network interface card [18] multiplied by the number of cards (8), and 878mWatt per GB of DRAM. The final comparison data pointer is a FAWN architecture with SSDs as described in [2] whereby the quoted performance number represents one specific workload with 256B queries.

Table 3 summarizes the results: When comparing with MICA, performance of 1 FPGA is roughly comparable to 2 Xeon E5-2680 processors with some variation depending on use case specifics. The key differentiator is the memory capacity, as the FPGA can offer the performance in conjunction with flash and thereby scale to 40TB and provide much improved power efficiency per GB. FlashStore is perhaps the closest comparison pointer and illustrates the significant performance drop that multicore processors exhibit in conjunction with SSDs. FAWN similarly demonstrates power efficiency with flash technology in comparison to DRAM-based solutions, however significantly lacks in performance.

One of the concerns of this approach is fault tolerance, as the storage capacity per node is condensed and the time to backup/recover a complete node becomes large.
6 Related work

KVS and NoSQL databases such as memcached, Redis [16] and MongoDB [19] have been an active field of research in the past years. Many x86 optimizations [11, 12] have been published which overcome the TCP/IP stack bottleneck by using RDMA or Intel’s DPDK5 instead. Accelerating memcached in heterogeneous systems has been investigated by others such as Chalamalasetti et al.[5], Lim et al. [13] and Lockwood [17]. However, none of these publications consider the use of hybrid memory systems. Schooner’s optimized memcached implementation has found its way into products from IBM [8], Fusion IO [1] and SanDisk [24] offering a performance optimized, highly-concurrent version of memcached which runs on x86 processors and has been specifically designed to work with up to 1TB of flash storage, however offers much less performance in comparison to the proposed implementation. Further flash-based KVS implementations exist and have been described in [6, 22, 7]. Again, these solutions are limited by the x86-based implementation and service much lower transaction rates as explained in [13]. As far as we know, we are the first to consider hybrid memory systems in conjunction with data-flow architectures for KVS which leverage customized memory controllers to amortize larger access latencies, thereby serving very high request rates and while offering Terabytes of storage.

7 Conclusion

In this paper, we measured an actual prototype and presented a method on how to scale out to a single-server, FPGA-based data-flow architecture combined with an SSD-assisted hybrid memory system which achieves sustained 80Gbps while serving 100s of millions of entries and up to 40TB in storage capacity. The key contributions are around the distribution of values between DRAM, SSDs and host memory, the customized memory access architecture which can handle the differences in access bandwidth and latency, and a formalized approach, that allows to quantify the optimal system specifications for given value size distributions. This has been validated for a group of well-known use cases and compared to existing platforms.

Table 3: Comparison

<table>
<thead>
<tr>
<th>Platforms</th>
<th>GB</th>
<th>KPR</th>
<th>Watt</th>
<th>KPR/Watt</th>
<th>GB/Watt</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA (30Gbps design)</td>
<td>411</td>
<td>21</td>
<td>3.42</td>
<td>9.4</td>
<td></td>
</tr>
<tr>
<td>FPGA (80Gbps facebook)</td>
<td>20,254</td>
<td>32,657</td>
<td>343</td>
<td>95.2</td>
<td>59.0</td>
</tr>
<tr>
<td>FPGA (10Gbps prototype)</td>
<td>272</td>
<td>1,340</td>
<td>27.2</td>
<td>49.2</td>
<td>10.0</td>
</tr>
<tr>
<td>Dual x86 ([MICA][12])</td>
<td>64</td>
<td>76,900</td>
<td>477.6</td>
<td>161</td>
<td>0.1</td>
</tr>
<tr>
<td>Dual x86 ([FlashStore][6])</td>
<td>80</td>
<td>57.2</td>
<td>83.5</td>
<td>0.7</td>
<td>1.0</td>
</tr>
<tr>
<td>FAWN (SSD) [2]</td>
<td>32</td>
<td>35</td>
<td>15</td>
<td>2.3</td>
<td>2.1</td>
</tr>
</tbody>
</table>

References


5dpdk.org