Zhuque: Failure is Not an Option, it's an Exception

George Hodgkins*, Yi Xu*, Steven Swanson, Joseph Izraelevitz

*co-first authors


University of Colorado, Boulder

University of California, San Diego





Overview



Whole Process Persistence

- Simple PMEM programming model for systems with flush-on-fail support (eADR, GPF)
- Our implementation, Zhuque, requires little or no modification to native applications
- >3x mean speedup over prior works, after removing their cache flushes




Persistent Memories (PMEMs)

3


PMEM


- **Persistent** across power failures.
- Byte-addressable interface.
- DRAM-class latency and bandwidth.





The challenge






Applications need to explicitly evict cachelines to provide crash consistency.



The consequences


Explicit cache flushes

- Explicit flushes amplify writes to PMEM
- Correctly placing flushes requires extra programming effort
- Required memory barriers incur pipeline stalls and synchronization overhead





Persistent Memory Programming




6

PMEM programming systems

- Tools to make PMEM programming easier and faster.
- Most are based on a <u>"failure-atomic</u> <u>section"</u> model.
- After a crash, each section's writes are either all persistent, or none are.



Persistent Memory Programming




PMEM Programming systems

- 1. Transaction-based.
- 2. FASE-based.
- 3. Whole system persistence (WSP).




1: Transactional Models





Engineering

Transaction Limitations




Locking the next item in a pointer chain before releasing the previous one **violates transactional locking.**

This pattern is common in multithreaded graph applications with fine-grained synchronization.



2: FASE Models




Allows arbitrary locking schemes. A FASE is a failure-atomic operation protected by its outermost locks.

Supports any locking scheme; compatible with legacy code.

Requires runtime tracking of **dependencies between threads**.



3: Whole system persistence



11

Whole System Persistence


- Everywhere DRAM would normally be used, it is replaced with PMEM.
- Only explicitly flush the cache if a failure occurs (*flush-on-fail*).



Flush-on-Fail Hardware

Flush-on-fail


- Manufacturers have developed systems with flush-on-fail support (CXL <u>GPF</u>, NVDIMM <u>eADR</u>)
- These systems guarantee that the caches will be flushed by a low-level interrupt if a power failure occurs.
- Caches are effectively persistent.





Limitations of Whole System Persistence

13




WSP limitations

- Only preserves memory contents; applications are responsible for implementing recovery
- The whole system doesn't need to be persistent – just important applications.



Whole Process Persistence




Whole Process Persistence

- Transform **all memory allocated by a process** into PMEM
- If a power failure occurs, the process is signaled by the OS at time of recovery
- Execution continues from the point interrupted by failure



Whole Process Persistence



Whole Process Persistence

- Easy to use:
 - No restrictions on locking or I/O
 - Binary and source-compatible with native applications


Low overhead:

15

- No explicit cache flushes
- No write amplification



Zhuque




Zhuque

- Modified version of libc which implements WPP
- Intercepts and transforms API calls for memory, thread, and file management
- Transparent to the application just set an environment variable

\$ CRASH_RESISTANT=1 ./mycomputation



During normal execution




Zhuque

- Dynamic memory: return PMEM for anonymous mmap().
- (Initialized) static memory: transform
 private, writable file mappings to PMEM.
- Save architectural state (register file, etc) to PMEM on kernel entry.




17

NVSL






NVSL






N



Zhuque

• We need to save volatile architectural state: register file, FP/vector context, etc






Zhuque

- We need to save **volatile architectural state**: register file, FP/vector context, etc
- On x86, the firmware interrupt that flushes the caches saves this state to memory...






22

Zhuque

- We need to save **volatile architectural state**: register file, FP/vector context, etc
- On x86, the firmware interrupt that flushes the caches saves this state to memory...
 but not to PMEM






Zhuque

- We need to save volatile architectural state: register file, FP/vector context, etc
- On x86, the firmware interrupt that flushes the caches saves this state to memory...
 but not to PMEM
- Saving to PMEM should work, but **we cannot replace firmware** without the platform manufacturer's signing key



At recovery



Whole Process Persistence

- 1. Restore the **address space**.
- 2. Restore **OS-specific state**: Zhuque tracks threads and file descriptors and recreates them at restart.
- 3. Restore the **architectural state** (including stack pointer and program counter). This is <u>equivalent to restarting execution</u>.
- 4. If the application provided a **failure handler**, run it before continuing execution.

24




Zhuque -- Requirement to applications

- Threading, FDs, virtual memory must be managed through libc (no inline syscalls)
- Applications must check error returns from system calls which interact with components outside the process



NVSL

Performance - memcached 1.2.5




Zhuque outperforms prior work, with flushes and fences removed, on old memcached





Performance - memcached 1.2.5




Zhuque outperforms prior work, with flushes and fences removed, on old memcached





Performance - memcached 1.6.10




Unlike prior work, Zhuque can run a new version of Memcached and take advantage of better scaling





Performance - memcached 1.6.10




Unlike prior work, Zhuque can run a new version of Memcached and take advantage of better scaling

UP IS BETTER Y-AXIS RANGE: 0-100 M/s } = overhead vs. native



Performance – CPython / Pyperformance



Zhuque can run unmodified Python programs with minimal overhead



NVS

Summary of Contributions

Contributions

- Introduced the Whole Process Persistence programming model for flush-on-fail systems
- Built and tested a libc-based prototype implementation, called Zhuque
- We found that Zhuque outperforms state-of-the-art PMEM programming libraries, without cache flushes
- We found that Zhuque can run a wider range of applications than prior work, without modifying or recompiling them

31

