APUNet: Revitalizing GPU as Packet Processing Accelerator

Younghwan Go, Muhammad Asim Jamshed, YoungGyoun Moon, Changho Hwang, and KyoungSoo Park


School of Electrical Engineering, KAIST





GPU-accelerated Networked Systems

- Execute same/similar operations on each packet in parallel
 - High parallelization power
 - Large memory bandwidth




- Improvements shown in number of research works
 - PacketShader [SIGCOMM'10], SSLShader [NSDI'11], Kargus [CCS'12], NBA [EuroSys'15], MIDeA [CCS'11], DoubleClick [APSys'12], ...



Source of GPU Benefits

- GPU acceleration mainly comes from memory access latency hiding
 - Memory I/O → switch to other thread for continuous execution






Memory Access Hiding in CPU vs. GPU

- Re-order CPU code to mask memory access (G-Opt)*
 - Group prefetching, software pipelining



Questions:

Can CPU code optimization be generalized to all network applications? Which processor is more beneficial in packet processing?








Contributions

- Demystify processor-level effectiveness on packet processing algorithms
 - CPU optimization benefits light-weight memory-bound workloads
 - CPU optimization often does not help large memory workloads
 - GPU is more beneficial for compute-bound workloads
 - —GPU's data transfer overhead is the main bottleneck, not its capacity
- Packet processing system with integrated GPU w/o DMA overhead
 - Addresses GPU kernel setup / data sync overhead, and memory contention
 - Up to 4x performance over CPU-only approaches!




Discrete GPU

• Peripheral device communicating with CPU via a PCIe lane



Integrated GPU

- Place GPU into same die as CPU → share DRAM
 - AMD Accelerated Processing Unit (APU), Intel HD Graphics



CPU vs. GPU: Cost Efficiency Analysis

- Performance-per-dollar on 8 popular packet processing algorithms
 - Memory- or compute-intensive
 - IPv4, IPv6, Aho-Corasick pattern match, ChaCha20, Poly I 305, SHA-I, SHA-2, RSA
- Test platform
 - CPU-baseline, G-Opt (optimized CPU), dGPU w/ copy, dGPU w/o copy, iGPU


CPU / Discrete GPU		
CPU	Intel Xeon E5-2650	v2 (8 @ 2.6 GHz)
GPU	NVIDIA GTX980 (2048 @ 1.2 GHz)	
RAM	64 GB (DIMM DDR3 @ 1333 MHz)	
Cost	CPU: \$1143.9	dGPU: \$840

APU / Integrated GPU		
CPU	AMD RX-421BD (4 @ 3.4 GHz)	
GPU	AMD R7 Graphics (512 @ 800 MHz)	
RAM	16 GB (DIMM DDR3 @ 2133 MHz)	
Cost	iGPU: \$67.5	




Cost Effectiveness of CPU-based Optimization

- G-Opt helps memory-intensive, but not compute-intensive algorithms
 - Computation capacity as bottleneck with more computations



Cost Effectiveness of Discrete/Integrated GPUs

- Discrete GPU suffers from DMA transfer overhead
- Integrated GPU is most cost efficient!




Contents


- Introduction and motivation
- Background on GPU
- CPU vs. GPU: cost efficiency analysis
- Research Challenges
- APUNet design
- Evaluation
- Conclusion

Research Challenges

- Frequent GPU kernel setup overhead
 - Overhead exposed w/o DMA transfer




- High data synchronization overhead
 - CPU-GPU cache coherency
- More contention on shared DRAM
 - Reduced effective memory bandwidth



APUNet: a high-performance APU-accelerated network packet processor


Persistent Thread Execution Architecture

- Persistently run GPU threads without kernel teardown
- Master passes packet pointer addresses to GPU threads




Data Synchronization Overhead

- Synchronization point for GPU threads: L2 cache
 - Require explicit synchronization to main memory




Solution: Group Synchronization


- Implicitly synchronize group of packet memory GPU threads processed
 - Exploit LRU cache replacement policy




Zero-copy Based Packet Processing



• Integrate memory allocation for NIC, CPU, GPU




Evaluation



- How well does APUNet reduce latency and improve throughputs?
- How practical is APUNet in real-world network applications?

Benefits of APUNet Design


Workload: IPsec (128-bit AES-CBC + HMAC-SHAI)



Synchronization Throughput (64B Packet) 6 5.31 Throughput (Gbps) 5.7x 0.93 0 Atomics Group sync


Real-world Network Applications

- 5 real-world network applications
 - IPv4/IPv6 packet forwarding, IPsec gateway, SSL proxy, network IDS



Real-world Network Applications

- Snort-based Network IDS
 - Aho-Corasick pattern matching
- No benefit from CPU optimization!
 - Access many data structures
 - Eviction of already cached data
- DFC* outperforms AC-APUNet
 - CPU-based algorithm
 - Cache-friendly & reduces memory access





Conclusion

- Re-examine the efficacy of GPU-based packet processor
 - GPU is bottlenecked by PCIe data transfer overhead
 - Integrated GPU is the most cost effective processor
- APUNet: APU-accelerated networked system
 - Persistent thread execution: eliminate kernel setup overhead
 - Group synchronization: minimize data synchronization overhead
 - Zero-copy packet processing: reduce memory contention
 - Up to 4x performance improvement over CPU baseline & G-Opt

APUNet

High-performance, cost-effective platform for real-world network applications

Thank you.

Q & A

