NVMeVirt:
A Versatile Software-defined Virtual NVMe Device

USENIX FAST’23

Sang-Hoon Kim*, Jaehoon Shim†, Euidong Lee†,
Seongyeop Jeong†, Ilkueon Kang†, Jin-Soo Kim†
Once upon a time in our research...

- We were evaluating a key-value SSD
- Found each KV operation is independently processed
  - High interfacing overhead for small KV operations
- What if we can gather multiple KV operations in a single command?

[Transaction Support Using Compound Commands in Key-Value SSDs (HotStorage’19)]
Once upon a time in our research...

- Turned out that we should change the firmware of KVSSD, which was beyond our control
  - Code availability, engineering efforts, research resources, legal matter, ...

Ahhh...
It would be awesome if we had a NVMe device in software

Emulator??
Dilemma of Emulator

• Emulators can facilitate advanced storage research by **actualizing** novel device concepts
  – Open-Channel SSD, NVM SSD, KVSSD, Zoned Namespace (ZNS) SSD, computational storage, ...
  – Can implement the concepts in software
    • No need to wait until they become available at retailer shops
    • $$$

• Cannot support some I/O models and storage configurations that are frequently used for building modern storage systems
Previous: Device Driver-level Approaches

• Catch I/O requests at the block/NVMe device driver and emulate the requests
  – David\textsuperscript{FAST11}, FlexDrive\textsuperscript{HPCC16}, ...

• Can only process ‘regular’ I/O requests

• Unable to support user-driven I/O: Kernel bypassing with SPDK

• Neither for device-driven I/O
  – RDMA target for NVMe-oF, PCI peer-to-peer DMA
Previous: Virtualization-based Approaches

• Hypervisor emulates a virtual device exposed to the guest OS
  – VSSIM\textsuperscript{MSST13}, FEMU\textsuperscript{FAST18}, ZNS+\textsuperscript{OSDI21}, ...

• Can support the user-driven I/O

• Cannot support device-driven I/O configurations
  – No way to contact the virtual device from real devices on the host
  – Complicated memory layout in VM environments makes RDMA infeasible

• Virtualization overhead limits and/or impacts on the performance characteristics of target devices
NVMeVirt: Virtual NVMe Device in Software

- A light-weight kernel module that presents a **native NVMe device** to the **entire system**
  - Support any storage configurations!

- Conventional SSD
- NVM SSD
- ZNS SSD
- KVSSD
Challenges for Virtual PCI/NVMe Devices

- Challenge 1: How to create a virtual PCI device instance in the system
  - The real device initiates the initialization
  - We don’t have the physical device that can initiate the initialization
  - We don’t want to mess up with the existing PCI subsystem implementation
Challenges for Virtual PCI/NVMe Devices

• Challenge 1: How to create a virtual PCI device instance in the system
  – The real device initiates the initialization
  – We don’t have the physical device that can initiate the initialization
  – We don’t want to mess up with the existing PCI subsystem implementation

• Solution: Make a PCI device instance indirectly through PCI bus
  – Create a virtual PCI bus that presents the PCI configuration header of virtual device to the PCI subsystem
  – No modification is needed in the Linux kernel
Challenges for Virtual PCI/NVMe Devices

• Challenge 2: Cannot rely on the PCI mechanism to detect the requests from the host-side
  – Updates to the control block and doorbells are notified to the device as PCI transactions

<table>
<thead>
<tr>
<th>NVMe Control Block</th>
<th>08h</th>
<th>Controller Capabilities</th>
</tr>
</thead>
<tbody>
<tr>
<td>Version</td>
<td>10h</td>
<td>Interrupt Mask Clear</td>
</tr>
<tr>
<td>Reserved</td>
<td>18h</td>
<td>Interrupt Mask Clear</td>
</tr>
<tr>
<td>Subsystem Reset</td>
<td>28h</td>
<td>Admin SQ Base Address</td>
</tr>
<tr>
<td>Admin CQ Base Address</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMB Location</td>
<td>38h</td>
<td>CMB Size</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Doorbells</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000h</td>
</tr>
<tr>
<td>1010h</td>
</tr>
<tr>
<td>1020h</td>
</tr>
</tbody>
</table>

Host / Device driver

Device memory mapped to the host’s address space
Challenges for Virtual PCI/NVMe Devices

- Challenge 2: Cannot rely on the PCI mechanism to detect the requests from the host-side
  - Updates to the control block and doorbells are notified to the device as PCI transactions

```
<table>
<thead>
<tr>
<th>NVMe Control Block</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h</td>
</tr>
<tr>
<td>08h</td>
</tr>
<tr>
<td>10h</td>
</tr>
<tr>
<td>18h</td>
</tr>
<tr>
<td>20h</td>
</tr>
<tr>
<td>28h</td>
</tr>
<tr>
<td>30h</td>
</tr>
<tr>
<td>38h</td>
</tr>
</tbody>
</table>
```

```
Doorbells
---
1000h
1010h
1020h
```

Host / Device driver

NVMe device
Challenges for Virtual PCI/NVMe Devices

- **Challenge 2:** Cannot rely on the PCI mechanism to detect the requests from the host-side
  - Updates to the control block and doorbells are notified to the device as PCI transactions

### NVMe Control Block

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h</td>
<td>Controller Capabilities</td>
</tr>
<tr>
<td>08h</td>
<td>Version</td>
</tr>
<tr>
<td>10h</td>
<td>Interrupt Mask Clear</td>
</tr>
<tr>
<td>18h</td>
<td>Reserved</td>
</tr>
<tr>
<td>20h</td>
<td>Subsystem Reset</td>
</tr>
<tr>
<td>28h</td>
<td>Admin SQ Base Address</td>
</tr>
<tr>
<td>30h</td>
<td>Admin CQ Base Address</td>
</tr>
<tr>
<td>38h</td>
<td>CMB Location, CMB Size</td>
</tr>
</tbody>
</table>

### Doorbells

<table>
<thead>
<tr>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000h</td>
</tr>
<tr>
<td>1010h</td>
</tr>
<tr>
<td>1020h</td>
</tr>
</tbody>
</table>
Challenges for Virtual PCI/NVMe Devices

• Challenge 2: Cannot rely on the PCI mechanism to detect the requests from the host-side
  – Updates to the control block and doorbells are notified to the device as PCI transactions
  → Changes are applied silently as normal memory writes

• Solution: Dedicate a thread that scans the control block and doorbells to find any updates
Emulating NVMe Device: Configuration Requests

- Dispatcher directly processes configuration requests
  - Enable/shutdown device
  - Identify device and namespaces
  - Setup administration queue pair
  - Set/get features (e.g., # of queues)
  - Allocate/deallocate I/O queues

- Handle completion doorbells
  - Perform housekeeping
Emulating NVMe Device: I/O Requests

- I/O requests are divided into backend operations
  - According to the configured backend type

- Attach timestamps on the backend operations
  - Requested time, expected completion time
Emulating NVMe Device: I/O Requests

- Backend operations are dispatched to I/O workers
- I/O worker moves data using DMA engine
  - Intel I/O Acceleration Technology (IOAT)
  - Accessing payloads on device memory with CPU memcpy incurs a huge number of PCI TXs
Emulating NVMe Device: I/O Requests

- Notify of the I/O completion through IPI with MSI-X interrupt vector
Performance Models

- Simple model for NVM SSDs
- Parallel model for conventional SSDs
  - A full-scale page-mapped FTL with GC
  - Model the on-device write buffer
  - Model the parallel architectures in modern SSDs
    - Multiple FTL instances
    - Multiple dies and channels that operate independently
    - PCIe link and channels with limited aggregate bandwidth
- More details are in the paper!
Evaluation

**NUMA 0: Applications**
- fio
- sysbench
- YCSB
- deepspeed
- KVbench
- RocksDB
- 192 GiB RAM
- 36 cores

**NUMA 1: NVMeVirt**
- Dispatcher
- I/O Workers
- 36 cores
- 192 GiB RAM

- Implemented in the Linux kernel 5.15 (~9,000 LoC)
- Intel Xeon Gold 6240 x2
- 394 GiB RAM
- Debian Bullseye 11.5
- MariaDB 10.5
- PostgreSQL 13

**Devices**
- **Samsung 970 Pro**
  - Conventional SSD
  - 512 GB
- **Intel P4800X**
  - OptaneDC NVM SSD
  - 350 GB
- **Samsung KVSSD**
  - 3.84 TB
- **Prototype ZNS SSD**
  - 96 MiB zones
  - 192 KiB write unit
  - 32 TB
Emulation Quality: Performance Variance

- Distribution of percentiles for 10 runs
  - Each run does 4 KiB random writes with fio
  - Error bar indicates the standard deviation for the percentile

Longer error bar implies higher performance fluctuation
Emulation Quality: Performance Variance

- Distribution of percentiles for 10 runs
  - Each run does 4 KiB random writes with fio
  - Error bar indicates the standard deviation for the percentile
- FEMU exhibits a long tail latency and high run-by-run performance fluctuation
- FEMU would not be able to consistently emulate high-performance NVM SSDs
- NVMeVirt provides low latency with little performance variation
Performance Comparison to Real Devices

Normalized to these values

fio random access latency

Real device
NVMeVirt

Optane
SSD
ZNS

Normalized performance

4 K 8 K 16 K 32 K 64 K 128 K 256 K
READ WRITE READ WRITE READ WRITE

4 K 8 K 16 K 32 K 64 K 128 K 256 K
Optane SSD ZNS KVSSD

OpenMPDK KV Bench agg. BW
KVCeph agg. BW

OpenMPDK
KVBench
agg. BW

KVCeph
agg. BW

Normalized to these values
NVMeVirt can replicate the real devices’ performance closely

Harmonic mean of performance differences = 1.17%
Performance Characteristics Compared to Real Devices

**Distributions of latencies**
- *fio 16 KiB*

**Performance impact of GC**
- Fill storage with sequential writes
- Perform random writes to trigger GC

**Throughput over time**
- *YCSB-A on RocksDB (50:50 read:update)*
Case Study: DBMS on Various Storage Configurations

- Sysbench with various bandwidth limits

More case studies in the paper
Conclusion

• NVMeVirt presents a virtual NVMe device

• Support all the modern storage configurations and device types
  – Configurations: Kernel bypass, PCI P2P DMA, and RDMA
  – Types: Conventional SSD, NVM SSD, ZNS SSD, and KVSSD

• Code is available at Github: https://github.com/snu-csl/nvmevirt
NVMeVirt: A Versatile Software-defined Virtual NVMe Device

Sang-Hoon Kim, Jaehoon Shim, Euidong Lee
Seongyeop Jeong, Ilkueon Kang, Jin-Soo Kim

https://github.com/snu-csl/nvmevirt