Varys

Protecting SGX Enclaves From Practical Side-Channel Attacks

<u>Oleksii Oleksenko</u>, Bohdan Trach Robert Krahn, Andre Martin, Christof Fetzer



Mark Silberstein



Key issue of the cloud: We cannot trust it

We cannot trust the cloud

- Thousands of employees
- Legal obligations
- Infrastructure vulnerabilities



Patch alert! Easy-to-exploit flaw in Linux kernel rated 'high risk'

Urgent security triage needed

Cloud Data Leak Exposes Information on 123 Million Americans

By: Sean Michael Kerner | December 20, 2017

We cannot trust the cloud

- Thousands of employees
- Legal obligations
- Infrastructure vulnerabilities



Patch alert! Easy-to-exploit flaw in Linux kernel rated 'high risk'

Urgent security triage needed

Cloud Data Leak Exposes Information on 123 Million Americans

By: Sean Michael Kerner | December 20, 2017

We cannot trust the cloud

- Thousands of employees
- Legal obligations
- Infrastructure vulnerabilities



Patch alert! Easy-to-exploit flaw in Linux kernel rated 'high risk'

Urgent security triage needed

Cloud Data Leak Exposes Information on 123 Million Americans

By: Sean Michael Kerner | December 20, 2017

Privileged attack vectors



Privileged attack vectors: Network



Privileged attack vectors: Network



Privileged attack vectors: Network



Privileged attack vectors: Memory



Privileged attack vectors: Memory



Privileged attack vectors: Memory



Privileged attack vectors: System Calls



Privileged attack vectors: System Calls



Privileged attack vectors: System Calls



Privileged attack vectors: Shared Resources



Privileged attack vectors: Shared Resources



Privileged attack vectors: Shared Resources



Existing solutions

Low overhead



Low effort

(no code changes required)

Gruss, D., Lettner, J., Schuster, F., Ohrimenko, O., Haller, I., & Costa, M. Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory. In Usenix Security 2017.
Zhang, Y., Reiter, M. K., Zhang, Y., & Reiter, M. K. Düppel: Retrofitting Commodity Operating Systems to Mitigate Cache Side Channels in the Cloud. In CCS 2013.
Brasser, F., Capkun, S., Dmitrienko, A., Frassetto, T., Kostiainen, K., Müller, U., & Sadeghi, A.-R. DR.SGX: Hardening SGX Enclaves against Cache Attacks with Data Location Randomization. In arXiv 2017.
Chen, S., Reiter, M. K., Zhang, X., & Zhang, Y. Detecting Privileged Side-Channel Attacks in Shielded Execution with Déjà Vu. In ASIA CCS '17.
Shih, M., Lee, S., & Kim, T. T-SGX: Eradicating controlled-channel attacks against enclave programs. In NDSS 2017.

Existing solutions

Low overhead



Low effort

(no code changes required)

- 15% average slowdown
- No code changes

Approach

Rely but verify

Approach

<u>Rely</u> but verify

Request isolation from the untrusted OS

Approach

Request isolation from the untrusted OS

Rely but <u>verify</u>

Check within the enclave

Complete description

Varys implements a low-cost protection for Intel SGX enclaves against side-channel attacks by creating an isolated environment and verifying it at runtime. Varys implements a low-cost protection for Intel SGX enclaves against side-channel attacks by creating an isolated environment and verifying it at runtime.

Rest of the talk explains this sentence

Varys implements a low-cost protection for Intel SGX enclaves against **side-channel attacks** by creating an isolated environment and verifying it at runtime.





if (secret == 0) read(addr1) else read(addr2)









Shared resource



























Sha	_		
	addr1		
		addr2	












Side-channel attacks







Vulnerable shared resources

- CPU caches
- Page tables
- FPU

. . .

• Memory bus



Laura Abbott @openlabbott

Follow

slaps modern cpu You won't believe how many side channels this thing can hold

7:44 AM - 10 Jul 2018

Vulnerable shared resources

- CPU caches (L1, L2)
 Page tables
 Varys
- PDU

. . .

Memory bus



Laura Abbott @openlabbott

Follow

slaps modern cpu You won't believe how many side channels this thing can hold

7:44 AM - 10 Jul 2018

Varys implements a low-cost protection for Intel SGX enclaves against side-channel attacks by creating an **isolated environment** and verifying it at runtime.

Attack requirements

- High interrupt rate
- Predefined cache state
- Shared core

Attack requirements

- High interrupt rate
- Predefined cache state Isolated environment
 - Shared core

Varys implements a low-cost protection for Intel SGX enclaves against side-channel attacks by **creating** an isolated environment and **verifying it at runtime**.

Design

- High preemption rate
- Predefined cache state *4*
- Shared core

- Restrict and terminate
 - Cache eviction
- Trusted reservation

Design

- High preemption rate 🥒
- Predefined cache state *4*
- Shared core

Restrict and terminate Cache eviction Trusted reservation

Restricting preemption rate

• Attack exit rate: ~ 5000 exits/s.

Restricting preemption rate

- Attack exit rate: ~ 5000 exits/s.
- Normal exit rate: ~ 30 exits/s.



Restricting preemption rate

- Attack exit rate: ~ 5000 exits/s.
- Normal exit rate: ~ 30 exits/s.

























Design

- High preemption rate
- Predefined cache state *4*
- Shared core

Restrict and terminate
 Cache eviction
 Trusted reservation

































Design

- High preemption rate
- Predefined cache state *4*
- Shared core

Restrict and terminate Cache eviction

Trusted reservation

Preventing core sharing

• Occupy both hyperthreads



Preventing core sharing

- Occupy both hyperthreads
 - Use process affinity


How do we ensure reservation?



How do we ensure reservation?

















Design

- High preemption rate
- Predefined cache state *4*
- Shared core

- Restrict and terminate
 - Cache eviction
- Trusted reservation

Varys **implements** a low-cost protection for Intel SGX enclaves against side-channel attacks by creating an isolated environment and verifying it at runtime.

Implementation



Varys implements a **low-cost** protection for Intel SGX enclaves against side-channel attacks by creating an isolated environment and verifying it at runtime.













Handshake and eviction only at enclave exits

• 20-30 times per second





EPC paging \Rightarrow higher exit rate



Varys implements a low-cost **protection** for Intel SGX enclaves against side-channel attacks by creating an isolated environment and verifying it at runtime.

- Privileged cache SCA
 - Target: L1 cache
- No eviction



- Privileged cache SCA
 - Target: L2 cache
- No eviction



- Privileged cache SCA
 - Target: L2 cache
- No eviction



- Privileged cache SCA
 - Target: L2 cache
- Varys protection



- Privileged cache SCA
 - Target: L2 cache
- Varys protection



Summary

- Varys: side-channel protection for SGX enclaves
- "Rely but verify" approach
 - Ask OS for
 - Lower interrupt rate
 - Paired thread allocation
 - Verify the request
- Evict caches on enclave exits

Summary

- Varys: side-channel protection for SGX enclaves
- "Rely but verify" approach
 - Ask OS for
 - Lower interrupt rate
 - Paired thread allocation
 - Verify the request
- Evict caches on enclave exits

Thanks!

oleksii.oleksenko@tu-dresden.de

@oleksii_o